

DP-3010 SERVICE MANUAL

KENWOOD

© 1989-6 PRINTED IN JAPAN B51-3807-00(B) 3132





J: Japan made

S: Singapore made

In complicance with Federal Regulations, following are reproductions of labels on, or inside the product relating to laser product safety.

KENWOOD-Corp. certifies this equipment conforms to DHHS Regulations No. 21 CFR 1040. 10, Chapter 1, Subchapter J.

DANGER: Laser radiation when open and interlock defeated.

AVOID DIRECT EXPOSURE TO BEAM.

Caution:

The Mechanism ass'y used with the DP-3010 varies in two types depending on the manufacturing location. (Japan, Singapore)

* Refer to parts list on page 114.

DP-3010

CONTENTS

CONTROL AND INDICATORS 3
DISASSEMBLY FOR REPAIR 4
BLOCK DIAGRAM11
CIRCUIT DESCRIPTION
1. Component Function
2. Set Mode Flow Chart
3. Test Mode
4. Microprocessor
(μPD 75212ACW-099)17
5. RF, Servo IC (TA810 IN)
6. Digital Signal Processing LSI
(TC9200BF)32
7. Servo Processor (TC9201BF)
8. Digital Filter (PD0036)
9. D/A Converter (PCM56 P-L-1)


MECHANISM DESCRIPTION 90
ADJUSTMENT95
REGLAGE96
ABGLEICH
PC BOARD (Component Side View)
PC BOARD (Foil Side View) 104
SCHEMATIC DIAGRAM 107
EXPLODED VIEW (MECHANISM) 111
EXPLODED VIEW (UNIT) 113
PARTS LIST 114
SPECIFICATIONS BACK COVER

Caution:

The Mechanism ass'y used with the DP-3010 varies in two types depending on the manufacturing location.

(Japan, Singapore)


CONTROLS AND INDICATORS




DISASSEMBLY FOR REPAIR JAPAN MADE

1. Removing the Control Unit


- · Remove the case beforehand. There is no need to remove the stand-offs or holder.
- 1) Remove the tray panel by sliding it upward 1



- 2) Push tray in the direction of ②.
 3) Remove the three screws ③, unlatch the four hooks
 ④ and remove the front panel ⑤.



4) Remove the two screws 6 and the headphone board screw ? to remove the sub-panel 3




DISASSEMBLY FOR REPAIR

JAPAN MADE


5) Remove the three screws 9, unlatch the seven hooks nand remove the control unit

2. Removing the Tray

- 1) First open the tray and switch power off.
- 2) Slowly push the tray inwards 1. There will be a point where the gear will be at a point where it will be
- 3) Push the tray toward yourself while pushing outward from the back 3




4) Unlatch the two stopper hooks 4



JAPAN MADE


DISASSEMBLY FOR REPAIR JAPAN MADE

5) When removing the tray, the stopper hooks will latch onto the sub-unit. Remove by tilting the tray upward as in §.




2-1. When there is no power, or the tray does not come out even if OPEN is pressed.

- 1) Insert a screw driver through the slit in the bottom plate and push the lever forward 1.
- 2) The tray will move forward a little and the gear will be freed so the tray can be pulled but **2**.



3. Replacing the tray

- 1) Move the gear into the same position as A
- 2) Push the tray in on the guides an both sides of the slot.
- 3) Turn on the power and switch 'AD Assy to UP.
- Push the tray OPEN/CLOSE KEY to confirm normal movement.




DISASSEMBLY FOR REPAIR JAPAN MADE

4. Removing the Pick-up

- * Remove tray beforehand.
- Remove the two screws

 and take off the metal clamp.




- 2) Remove the gear after taking off the ring stopper 2.
- 3) Romove the two clamps 3.
- 4) Remove the Pick-up as shown in the diagram 4.


Note 1) Replacement of the Pick-up

- Make sure that clamp and the guide of the Pick-up meet A .
- Keep the two cords coming out of the Pick-up as far away from eachother as possible B.

Note 2) When changing the Pick-up

* To protect the Laser Diode (LD) of the service part Pick-up (J91-0385-08), the LD shortland C is shorted with solder. When changing this part, remove the solder only after the connector has been connected.






DISASSEMBLY FOR REPAIR SINGAPORE MADE


1. Removing and Installing the Tray

1-1, Removing the Tray

- . Open the disc tray and turn the power OFF.
- Push the tray gradually into the unit (1) by your hand. In this condition, the gear will be released (2).
- 2. Push the rear end of the tray toward the front to remove the tray until it stops (3).




- 3. Remove the two screws (4) of the tray stopper.
- 4. Draw out the tray (6)



Note: When the power can not be turned ON, or when the tray can not be opened by pressing the OPEN key:


- 1) Rotate the control cam by a screwdriver, etc. set into the hole on the bottom plate of the unit as shown (1).
- 2) When the tray is comes out slightly, the gear is released. Then take out the tray toward the front (2).



DISASSEMBLY FOR REPAIR SINGAPORE MADE

1-2. Installing the Tray


- 1. Set the gear to the position (A) shown in the diagram.
- Insert the tray along with the guide rails on the both sides



2. Installing the Loading Gear

2-1, Installing the Drive Gear


Align the drive gear with the cutout section of the control carn to install it.



DISASSEMBLY FOR REPAIR SINGAPORE MADE

3. Removing the Pickup


- * Remove the tray.
- Remove the two screws (1) and remove the catch of the clamper.





- 2. Remove one screw and take out the gear (2).
- 3. Remove the two shaft clamper (3).
- 4. Remove the pickup in the direction of the arrow (4). Note 1: When installing the pickup:
- Install the pickup so that the metal fittings are engaged with the guide of the pickup (A).
- O Keep the flat cable from the pickup away from the unit as far as possible (3).

Note 2: When the pickup has been replaced:

 For the protection of the laser diode (LD), the LD short land of the pickup may be shorted. If so, after connecting the connector, unsolder the short land ().







DP-3010

CIRCUIT DESCRIPTION

1. Component Functions

1-1. Control Circuit Unit (X29-1990-00)

Components	Part No.	Use/Function	Operation/Condition/Interchangeability
IC1	M5223P	OP AMP	Deviation Amplifier of the ALPC circuit
Q1	2SC3246	Transistor	Constant Current/Voltage Ripple Filter for +5 V of the ALPC carcuit
Q2	2SC945 (A) (Q, C) 2SC1740S (Q, R)	Transistor	Constant Current/Voltage Deviation amplifier for +5 V of the APLC circuit
Q3	2SA733 (A) (Q, P) 2SA933S (Q, R)	Transistor	Constant Current/Voltage Ripple Filter for —5 V of the APLC c-rcuit
Q4	2SA733 (A) (Q, P) 2SA933S (Q, R)	Transistor	ON/OFF Control Switch of the Laser of the APLC circuit (When LDON is "L" then OFF, and when "H" then ON.)
Q5	2SA733 (A) (Q. P) 2SA933S (Q. R)	Transistor	Laser drive transistor of the APLC circuit

1-2. CD Player Unit (X32-1400-10)


Components	Part No.	Use/Function	Operation/Condition/Interchangeability		
IC1 TA8101N RF Servo IC		RF Servo IC	Producing of and Data Slicing of the Focus Area AMP, Tracking Area AMP, and RF Sub-beam Signal AMP for the EFMI Summing Signal		
IC2	NJM2058D OP AMP		OP AMP for (1/4) VREF (2/4) Focus Coil Drive (3/4) Tracking Coil Drive (4/4) Feed Motor Drive		
IC3	TC9201BF	Servoprocessor	CLV Control of the Feed Servo, Search Control and Disc Motor		
IC4	TC9200BF	LSI Digital Signal Processor	LSI for Synchronizing Isolation, EFM Signal Demodulator, Error Detector, Correction Processor		
IC5	LC35188SL-15	S-RAM	16K RAM for Signal Processing ~		
IC6	NJM4558D	OP AMP	(1/2) Tracking Coil Drive (2/2) Disc Motor Drive		
IC7	NJM4558D	OP AMP	(1/2) Tracking Coil Drive (2/2) Feed Motor Drive		
IC8	NJM4558D	OP AMP	(1/2) Tray Motor Drive (2/2) OP AMP for Producing the Reset Signal		
IC9	TC74HCO2AP	NOR GATE	(1/4) Inverter for the LRCK Signal (2/4) Inverter for 16,9344 MHz (3/4) Inverter for Bit Clock (4/4) Inverter for Bit Clock		
IC10	PD0036	Digital Filter	Eight Times Over Sampling Digital Filter		
IC11	TC74HC74AP	FLIP/FLOP	D FLIP/FLOP for the LRCK Latch		
IC12	NJM4558D	OP AMP	(1/2) OP AMP for -5 V (2/2) OP AMP for +5 V		


CIRCUIT DESCRIPTION

Components	Part No.	Use/Function	Operation/Condition/Interchangeability		
IC13, 14	PCM56P-L-1	D. A Converter	16 bit D/A Converter		
IC15, 16	NJM4565D	OP AMP	Seventh LPF AMP		
IC17	μPD75212ACW-099	Microprocessor	Control of Display, Input processing of each KEY and Servo IC		
IC18	M5218P	OP AMP	OP AMP for headphones		
Q1	DTA124EN	Digital	Inverting Circuit to drive Q2		
Ω2	DTC124EN	Transistor	Switch to stop control of the Data Slice Level during STOP.		
Q4	2SC3940A	Transistor	i Fee Cod Deve		
Q5	2SB772 (Q, P)	Transistor	Focus Coil Drive		
Q6	STA341M	Driver	Driver for Feed, Tray and Tracking Control		
Q7	2SC3940A	Transistor			
0.8	2SA1534A	i ransistor	Disc Motor Drive		
Q9 -	DTC124EN	Digital	For Transistor Reset		
Q10	DTA124EN	Transistor	ON/OFF Switch for De-emphasis		
Q11	2SD1944	Ripple Filter	Ripple Filter to stablize the +5 V power		
Q12	2SA954 (L, M)	Ripple Filter	Ripple Filter to stablize the 5 V power		
Q13	2SA954 (L. M)	Ripple Filter	Wide use supply voltage control (-30 V)		
Q14	2SK246 (Y. GR)	FET	FET for +6 V		
Q15	2SA954 (L, M)	Ripple Filter	Ripple Filter to stablize the +6 V power		
Q16	2SC2003 (L, M)	Ripple Filter	Ripple Filter to stablize the -6 V power		
Q17	2SC945 (A) (Q, P)	Switch	Muting switch		
Q18	2SC945 (A) (Q, P)	Switch	De-emphasis switch		
Q19.20	2SC2878 (B)	Switch	De-emphasis switch		
Q21, 22	2SC2878 (B)	Switch	Muting switch		

2. Set Mode Flow Chart

2-1. Flow Chart after POWER ON






CIRCUIT DESCRIPTION

3. Test Mode

3-1. Selection of Test Mode

Different from normal microprocessors, when in Set Mode (normal conditions) it is possible to set the IC so that it is in Test Mode all the time. This is done by shorting the Test Pin (this will only work when there is a Disc loaded). Also, even if the Test Pin is shorted during POWER ON, the microprocessor will be in Testing Mode as usual.




CIRCUIT DESCRIPTION


3-2. Enable Keys and Functions in Test Mode

No.	Key name					Fund	ction		TRACK NO. display
1	PLAY	1 Fecus servo 2 Tracking ser 3 Feed servo.	vo	Display for several seconds after completing 1 . 2 . 3 Display disc TRACK No.					
2	CHECK	1 Facus servo 2 Tracking ser 3 Feed servo	vo	03					
3	CLEAR	1 Feeds servo 2 Tracking ser 3 Feed servo.	vo			0	N		04
4	STOP	1 Feetus servo 2 Tracking ser 3 Feed servo.	vo	<i>Ū 1</i>					
5	REPEAT	1 Tray open 2 Laser The REPEAT fu Disp ay TRACK	nction	02					
6	*	During STOP, t When feed sen							
7	44	During STOP, t When feed ser							
8	>	All F ₋ display li	ţ						
9	44	Air F_ display C	FF						
		Will amplonly	Will umplonly the following tracks						
		*ey	1	2	3	4	. 5		
:		Number of tracks	1	4	16	32	1000		
10	10 KEY (0-9)	Direction			Outwar	a			1
		Key	6	7	8	9	0		
		Number of tracks	1	4	16	32	1000		
		Direction			Inward				
11	OPEN/CLOSE	If travis closed			ACK NO	2.6.7	7. 8. 10, 1	. 22 will be programmed an	d the
12	P. MODE	TRACK NO. 2, 6, 7, 8, 10, 13, 22 will be programmed and the test mode will be cancelled.							


Note: While in test mode, since tact key and the printed circuit board are being tested, the TRACK NO. will not be displayed.

CIRCUIT DESCRIPTION





4-2. Block Diagram



4-3. Port Function Description

Pin No.	Port name	1/0	Function name	Operation	
1~2	\$3~\$0	0	d~a	FL Segment Control Pin (used together with KEY SCAN SIGNAL)	
5	P00/INT4	1	NC	No Connection	
6	P01/SCK	1	NC	No Connection	
7	P02/SO	1	NC	No Connection	
8	P03/SI	1	NC	No Connection	
9	P10/INTO	1	RCI	Remote Control Input Pin	
10	P11/INT1	1	NC	No Connection	
11	P12/INT2	1	TEST	Test Mode Input Pin ("H" Active)	
12	P13/TIO	- 1	NC	No Connection	
13	P20	0	RMUTE	Analog Mute Control Pin ("L" Active)	
14	P21	_	NC	No Connection	
15	P22	0	DACO	TC9201BF DA/CO Control Pin	
16	P23	0	BUCK	TC92018F BUCK Control Pin	
17	P30	_	NC	No Connection	
18	P31	1	SLTSW	Sled Limit Switch ("L" most inward)	
19	P32	1	OPNSW	Tray OPEN Switch (when OPEN: "L")	
20	P33	1	CLSSW	Tray CLOSE Switch (when CLOSE: "L")	
21	P60	1/0	BUSY	Serial BUSY Signal Input Pin	
22	P61	1/0	SDATA	Serial DATA Signal Input Pin	
23	P62	.0	CLSM	Tray Motor CLOSE Pin	
24	P63	0	OPNM	Tray Motor OPEN Pin	
25~28	P40~P43	1/0	BUSO~BUS3	TC9201BF DATA Input Pin ~	
29	PPO	_	NC	No Connection	
30	X1	1	X1	System Clock Input Terminal	
31	X2	_	X2	System Clock Input Terminal	
32	Vss	-	Vss	GND	
33, 34	XT1, XT2	_	NC	No Connection	
35~38	P50~P53		KD0~KD2	KEY RETURN for KEY MATRIX Input Pin	
39	RESET	1	RESET	RESET Input Pin ("L" Active)	
40~48	T0~T8	0	G9~G1	FL DIGIT Control Pin	
49	Т9	_	NC	No Connection	
50~53	PH3~PH0	-	NC	No Connection	
54.55	S11.S10	0	1, k	FL Segment Control Pin	
56	VLJAD	1	VLOAD	Negative Voltage for FL Drive (-29 V)	
57	VPRE	1	VPRE	FL Predriver voltage	
58~63	S9~S4	0	j~e	FL Segment Control Pin (used together with KEY SCAN SIGNAL)	
64	Voo	_	VDD	Power (+5 V)	

CIRCUIT DESCRIPTION


5. RF, Servo IC TA8101N (X32-1400-10:IC1)

The TA8101N IC was developed for the Focus Tracking Servo CD Player Pick-up Three-Beam Method. When used with the Servoprocessor TC9201BF, with the use of very few external components, a Servo system can be constructed to process the Servosignals.

- Being able to produce the Focus Error, Tracking Error, EFMI RF and Sub-beam Signals internally very few external components are needed.
- In the exchange of data with the Servoprocessor TC9201BF, it is to achieve smooth Focus and Tracking Servo control with the Pick-up.
- There is an internal Data Slice Circuit

Note: In the operation diagram, the C and R numbers differ from those actually used in the circuit.

5-1. Block Diagram



5-2 Pin Connections

Pin No.	Port name	1/0	Operation	
1.2	FS1, FS2	1	MAIN BEAM (I-V) CONVERTER INPUT PIN	
3	VAEF	0	REFERENCE VOLTAGE SUPPLY OUTPUT PIN (+22 V)	
4	TS1	1	SUB-BEAM (I - V: CONVERTER INPUT PIN	
5, 6	TS1F, TS2F	0	SUB-BEAM (I - V) CONVERTER OUTPUT PIN	
7	T\$2	1	SUB-BEAM (I - VI CONVERTER INPUT PIN	
8	Vcc	-	POWER (+5 V)	
9	RFN	1	RE AMP ANTI-PHASE INPUT PIN	
10	RFO	0	RF AMP OUTPUT PIN	
11	RFI	1	RF SIGNAL INPUT PIN	
12	SLP	1	POSITIVE PHASE SLICE LEVEL CONTROL AMP PIN	
13	SLN	1	ANTI-PHASE SLICE LEVEL CONTROL AMP PIN	
14	GND		GND PIN	
15	EFMO	0	EFM SIGNAL DATA SLICE OUPUT PIN. OPEN COLLECTOR OUTPUT	
16	ZCL2	1	POSITIVE PHASE STATUS COMPARATOR INPUT PIN	
17	ZC2	0	STATUS COMPARATOR OUTPUT PIN, OPEN COLLECTOR OUTPUT	
18	ZCL1	1	POSITIVE PHASE STATUS COMPARATOR INPUT PIN	
19	ZC1	0	STATUS COMPARATOR OUTPUT PIN, OPEN COLLECTOR OUTPUT	
20	SEL	1	ANALOG SWITCH CONTROL SIGNAL INPUT PIN	
21	TSN	1	ANTI-PHASE TRACKING SERVO AMP INPUT PIN	
22	TSO	0	TRACKING SERVO AMP OUTPUT PIN	
23	FSO	0	FOCUS SERVO AMP OUTPUT PIN	
24	FSN	. 1	ANTI-PHASE FOCUS SERVO AMP INPUT PIN	
25	COSC	0	CONDENSOR CONNECTION FOR THE PRODUCING OF THE FOCUS SEARCH SIGNAL	
26	OSCI	1	INTERNAL VOLTAGE SUPPLY CONTROL PIN	
27	FEI	T	FOCUS ERROP SIGNAL INPUT PIN	
28	FEO	0	FOCUS ERROR AMP OUTPUT PIN	
29	FEN	I	ANTI-PHASE FOCUS ERROR AMP INPUT PIN	
30	FEP	I	POSITIVE PHASE FOCUS ERROR AMP INPUT PIN	

CIRCUIT DESCRIPTION


5-3. OUTLINE

The Focus Tracking Servo IC for the Pick-up AMP in the Three-Beam Method, TN8101N, is used with the Servoprocessor TC9201BF.

Also, the TA8101N consists of an RF AMP, Focus AMP, Tracking Error AMP, Focus Error Output AMP (Focus Servo), Tracking Error Output AMP (Tracking Servo), Data Slicer and Status Comparator. The following will explain the operation of these.

Diagram 5-1 shows a simple explanation of the System Mode Division in that the whole stream of the MPU processing of each operation can be seen.

CPU PROCESSING DURING POWER ON



System mode details are in reference to TC92018F technical information

SEL	System mode	Status com	parator data	Details
Element input		ZC1 side	ZC2 side	
Н	Focus gain adjustment	FFI	SBAD	Correction of pick-up dispersion in the focus servo
	Focus search	rci		Focus servo ON at cross over point
L	Tracking gain adjustment	TSO	RFRP	Correction of pick-up dispersion in the tracking servo
HiZ	Nonplay, normal play		SBAD	Play (detection of scratches and shocks)
L	Special play		ocen	Refer to TC9201EF technical information
L	Tracking search		RFRP	Song beginning, fast forward, rewind

FEI focus error signal, SBAD: sub-beam summing signal

TSO tracking error signal, RFRP: RF ripple signal

5-4. Operation Information

RF AMP

The 1/4 pin photodiode output for the Main Beam Detection of the Pick-up Three-Beam Optical Method is shown in Diagram 5-1. Pins FS1 and FS2 of TA8101N are directly connected to the above output so that (B+D) and (A+C) signals are input here. The (B+D) and (A+C) signals are converted from current to voltage in Converter 1a and 1b (I-V). The summed signal (A+B+C+D) passes through the RF AMP and is output from the RFO pin. Since the pin photodiode is an equalized constant voltage supply, the curcuit is designed so that the insertion loss of the gain to

the RFO output will be typically 81 k Ω (R2, C1 excluded) when the external feedback resister (VR1+R1) of the RF AMP is 27 k Ω .

The insertion loss for FS1 or FS2 to RFO is calculated as follows:

$$RT(RF) = 3RNF1 = 3 \times 27 k\Omega = 81 k\Omega$$




Diagram 5-1 RF AMP Construction

CIRCUIT DESCRIPTION

Focus Error AMP

The signal difference $\{(A+C) - (B+D)\}$ between Converter 1a (I-V) and Converter 1b (I-V) is output from the FEO pin after passing through the Focus Error AMP.

The circuit is designed so that the gain from the Converter (I–V) to FEO will have a typical insertion loss of 123 k Ω (external resistance is RNF2 = VR2 = VR3 = VR4 = 82 k Ω)

The output from the FEI attenuator is adjusted for focus gain in TC9201BF. From the two analog switches, FEL1 and FEL2, it is attenuated to about 0.8 Vp-p, the Pick-up dispersion is corrected and then it is input to the Focus Servo AMP.

VR2 is used as the balancer for the Focus Error Signal where the offset is adjusted.

The insertion loss for FS1 or FS2 to FEO is calculated as follows:

RT (FE) = 1.5 RNF2 =
$$1.5 \times 82 \text{ k}\Omega = 123 \text{ k}\Omega$$




Diagram 5-2 Focus Error AMP Construction

Setting of R5 ~ R8 for Focus Gain Adjustment

The following simply explains the operations for Focus Gain Adjustment and the method for setting R5 \sim R8.

1) Focus Gain Adjustment

- As soon as Focus Gain Adjustment is started, FEL1 and FEL2 of TC9201BF become VREF.
- During Focus Gain Adjustment the internal Focus Error Signal of TC9201BF is in Peak Data Hold Mode. The Peak Data achieved is set to the internal resister.
- As soon as Focus Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded. FEL1 and FEL2 are then set to either one of the conditions shown in Diagram 5-4. (Refer to TC9201BF Technical Information for details)

2) Setting Method of R5 ~ R8

- The peak values of the Focus Error Signal within the Pick-up dispersion during VREF, the compared range of R5 ~ R8 of pins FEL1 and FEL2 are set as shown in Diagram 5-4 (R6 is self setting).
- Each Focus Error Signal within the range is set with R6
 ~ R8 to about 0.4 Vp-o (about 0.8 Vp-p) peak value at
 the FEI pin (Only R6 > R7). The attenuate amount of
 the Attenuator in Diagram 5-3 is as follows.

$$K_F = \frac{V_{EF1}}{V_{EF0}} = \frac{1}{1 + \frac{R5}{R6} + \frac{R5}{R7} + \frac{R5}{R8}}$$

Note: The peak value of the Focus Error Signal of the FEO pin is set so that the previous stage gain is more than 0.4 Vp-c within the Pick-up dispersion range.




Diagram 5-3 Focus Gain Adjustment Construction

FEI Peak Value (Vp-o)

FEL1	FEL2	I WAREF
	 	0.25
VREF	VREF	0.156
Hi Z	VREF	
VREF	Hi Z	0.125
Hi Z	Hi Z	0.0937
		- 0

Diagram 5-4 Pin FEL1 and FEL2 Conditions


CIRCUIT DESCRIPTION

• Tracking Error AMP

As shown in Diagram 5-5, the Pin Photodiode output for the detected Pick-up Sub-beam of the Three-Beam Optical Method are connected directly to the TS1 and TS2 pins where the F and E signals are input. After being converted from Current to Voltage in Converter 2a and 2b (I-V), the difference of F and E signals (F-E) is passed through the TE AMP to be supplied to the inner circuit. The VR3 of Converter 2b (I-V) is used as the Tracking Error Signal balancer.


The insertion loss from TS1 or TS2 to TEO is calculated as follows:

RT(TE) = 2RNF3(RNF3 = R9 = VR3 + R10)



Focus Error Output AMP

Diagram 5-6 is constructed of the Triangle Tooth Wave Producing Circuit, the FSO AMP used as the phase compensator for Focus signals and the control circuit that switches the Focus Servo Signal and the Focus Search Signal. The modes of the switch positions are as shown in Diagram 5-2 where the FSO AMP is used as an Inverting AMP during Focus Search and as an Non-inverting AMP during Normal Play.




DP-3010 DP-3

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

Diagram 5-7 shows the timing of each part.



SEL	SW1	SW2	System Mode
Н	VREF	ON	Socus Search
HiZ	FEI	OFF	Normal Play
L	FEI	OFF	Search

Diagram 5-2 Switch Position

Diagram 5-7 Each Timing of the Focus Servo Signals

A simple explaination of each part is as follows.

1) Triangle Wave Emitting Circuit

The Triangle Wave is emitted in the Oscillator Circuit (Cosc) into charge and discharge which is then adjusted in Rosi.

From this the reference is set by Cosc and Rcsi during Focus Search.

ROSC is to keep the reference point stable during Focus Search Start where it is the discharge resistor for Cosc. Each current Vosc can be calculated as follows:

$$ICSI = \frac{VCC}{2 \cdot RCSI + 10 \times 10^3}, IOSC = \frac{1}{4} \cdot ICSI,$$

$$Vosc = losc \cdot \frac{Rosc}{1 + i\omega Cosc \cdot Rosc}$$

Furthermore, during Focus Search, the Vosc Focus Lense should be set at a level where there is ample space to move vertically.

2) FSO AMP

Set the Focus Actuator Gain Characteristics, the Gain together with the Phase Characteristics and the Gain Compensation Reference.

3) Control Circuit

This circuit switches the input to the Focus Error Output AMP between Focus Servo and Focus Search signals. The Switch Position is set as in Diagram 5-2.

The Switch Position is set with SEL and can correspond to three system modes.

The Focus Search Processing Mode is done after Focus Gain Adjustment as shown in Diagram 5-1 (Page 18). FKIC signal is used during Focus Gain Adjustmeent and FCSI and FBRK signals are used during Focus Search.

Normally, FKIC, FCSI and FBRK signals are HiZ.

• Tracking Error Output AMP

By inputing the Tracking Error Signal just explained, the Tracking Servo Signal is emitted in reference with VREF. It is designed so that the gain upto the TSO including the TE AMP will have any insertion loss of 540 k Ω (Feedback Resistance: RNF3 = R9 = R10 + VR3 = 270 k Ω , RNF4 = R20 + R21 = 20 Kohm). (Note: RNF4 does not included R22 and R23)

The level of the TSO amount is set by using the analog switches TEL1 and TEL2 of TC92018F to do Tracking Gain Adjustment. The TSO output voltage is about 8 Vp-p at this time.

Futhermore, the Pick-up Tracking Actuator Gain Characteristics and the Phase Characteristics are to be used together for each reference of the Phase Compensation Circuit.

For detailed information of the operation of TESH, TEOF, TGUL, TGUH and DFCT pins, refer to the TC9201BF technical information.

The insertion loss from TS1 or TS2 to TSO can be calculated as follows:

$$RT(TS) = \frac{RNF3 \times RNF4}{10 \times 10^3}$$




Diagram 5-9 Tracking Error Output AMP Construction




Diagram 5-8 TriangleWave Producing Circuit

Setting of R20 \sim R23 for Tracking Gain Adjustment

The following simply explains the operations for Tracking Gain Adjustment and the method for setting R20 ~ R23.

- 1) Tracking Gain Abjustment Operations
- As soon as Tracking Gain Adjustment Operations are started, TEL1 and TEL2 of TC9201BF become HiZ.
- During Tracking Sain Adjustment the internal Tracking Error Signal of TC92018F is in Peak Data Hold Mode. The Peak Data achieved is set to the internal resister.
- As soon as Tracking Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded TEL1 and TEL2 are then set to either one of the conditions shown in Diagram 5-1". (Refer to TC9201BF Technical Information for details)
- 2) Setting Method of R20-R23
- The peak values of the Tracking Error Signal within the Pick-up dispersion during HiZ, are set to within the range of R20 ~ R23 of pins TEL1 and TEL2 as shown in Diagram 5-11.
- Each Tracking Error Signal within the range is set with R22 and R23 to about 0.4 Vp-o (about 0.8 Vp-p) peak value at the TSC pin.

The attentation amount of the Attenuator in Diagram 5-10 is as follows:

$$KT = \frac{VTSO}{VTEO} = -\left\{ \frac{F20 + R21}{20 \times 10^3} + \frac{R20 \cdot R21}{20 \times 10^3} \left(\frac{1}{R22} + \frac{1}{R23} \right) \right\}$$




Diagram 5-10 Tracking Gain Adjustment Construction

		TSO Peak Value (Vp-p
TEL1	TEL2	(X VREF)
Hi Z	Hi Z	0.25
VREF	Hi Z	0.109
Hi Z	VREF	0.078
VREF	VREF	0.076

Diagram 5-11 TEL1 and TEL2 Pin Conditions

CIRCUIT DESCRIPTION

Data Slicer

The Data Slicer changes the EFMI RF Signal into a Digital Signal.

By using the fact that averagely EFMO is equal to Zero DC during H and L periods, the ELMO with the AC content excluded for the Slice Level of the Data Slicer is fedback and used.(Diagram 5-13). When using this for the Digital PLL Circuit of TC9201BF, the Slice Level is fixed.

This is possible because TC9201BF has an internal Data Correction Curcuit and thus removes problems coming from Disc Production dispersion of a symmetry jitter (No adjustment).

Also, the EFMO is used for Open Collector Output. It is suggested to connect a Pull-up Resister of roughly 2.2 k Ω to the Digital Supply Voltage to assist the EFMO Start Up Characteristics.




Diagram 5-12 Data Slicer Construction




Diagram 5-13 Slice Level Construction

Status Comparator

The AD converted data of the FEI, TSO, SBAD and RFRP signals for each mode

(in Diagram 5-1, Page 18) is needed internally for TC9201BF. The Status Converter is used for this AD conversion. With the Up/Down Counter and DA Converter in TC9201BF and the Status Converter in TA8101N working together a "Follow-up/Comparator" AD Converter is constructed. Thus the four signals are digitalized (5 bit data) as shown in Diagram 5-14 (Refer to TC9201BF Technical Information for further details).

Also shown in Diagram 5-14, the circuit is designed so that the Dynamic Range of the Comparator Input is $0-VREF(+2.2\,V)$.

Since the Comparator (CZC) Output is an Open Collector Output, a 10 k Ω Pull-up AMP should be used.

TC9201BF Side ZCL1 VREF < zcL1 15K ZC1 czc Focus Error Signal ZCL2 TSO Tracking Error Signal x0.5 ZC2 czc Sub-beam Summed Signal RERP x0.5 Tri-state Detection

Diagram 5-14 Status Comparator Construction

CIRCUIT DESCRIPTION

1) Sub-beam Summed (SBAD) Signal Emitting Circuit
The Sub-beam Summed (SBAD) Signal is a Summed
Signal of Converter 2a and 2b (I-V) where the Focus
ON/OFF Half Normal Signal and the Disc Scratches (drop
out) detection information is used.

The SBAD signal, as shown in Diagram 5-1 (page 18), is selected from the System Mode when needed, passed through the Status Comparator (CZC) and is supplied to the CMOS Servo Processor, TC9201BF.





Diagram 5-15 SBAD Signal Emitting Curcuit Construction



(DFCT1 Black Dot at Read Out Side.)
DFCT2 Interruption in Information Layer.

Diagram 5-16 SBAD Signal Operation Wave Forms

6. Digital Signal Processing LSI TC9200BF (X32-1400-10:IC4)

The TC9200BF is an LSI developed for Synchronizing Detachment, EFM signal demodulation, Error Detection and Revision.

A simple CD Player Processor can be constructed by using the TC9200BF.

 Synchronizing Pattern Detection, Synchronizing Signal Protection and interpolar operation are made possible.

- Equipped with an internal Sub-Code Signal Demodulation Circuit. Interface with the CPU is easily made.
- By using the CIRC Revision Logic, revision capacity of four C1 and two C2 revision sections (complete revision of up to eight frame BUST Error) are available.
- Equipped with ±5 Frame Jitter Correction Capacity
- Equipped with an internal Muting Signal Detection Circuit (Smooth Muting Operation with the use of Zero Cross Detection of the output data)
- −12 dB attenuation is possible.

CIRCUIT DESCRIPTION

RF Ripple (RFRP) Signal Emitting Curcuit:
 RF Detection Peak/Bottom Detection


The RF Ripple (RFRP) Signal is On-Track Information that is passed through the Status Converter (CZC) before being supplied to the CMOS Servo Processor, TC9201BF. When needed, the RFRP Signal is selected from the System Mode, as shown in Diagram 5-1 (page 18). During Tracking Gain Adjustment, the Focus ON/OFF Half Normal Information and during Tracking Search, the Tracking Error Signal

are used for Track Count Information and Search Converged Information.

The RF Ripple Signal is achieved by taking the differential of the RF Signal Peak and Bottom Hold Signals.

In the actual RF Signal there is Low Frequency Fluctuation but by taking differential, the fluctuation is taken out and thus a stabilized RFRP wave form is achieved.

6-1 Block Diagram






Diagram 5-17 RFRP Signal Producing Circuit Construction




Diagram 5-18 RFRP Signal Operation Wave Form

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

6-2. Pin Configuration

NOTE: EXTERNAL RAM = 8 BIT × 2K

Pin No.	Port name	1/0	Operation Operation
1-6	AD4 ~ AD9	0	External RAM Address Signal Output Pin
7	RW	0	External RAM Read/Write Signal Output Pin
8	CE	0	External RAM Chip Enable Signal Output Pin
П	AD10	0	External RAM Address Signal Output Pin
10 ~ 17	VO-7 ~ VO-0	1/0	External RAM Data Bus Line
18. 19	TES5. TES4	1	Test Pin. Normally used in "H" or OPEN
20	EXCK	1	Sub-code P W and S0+S1 Data Reading Clock Input Pin
21	SUBD	. 1	Sub-code P — W Output Pin. Data set with the internal resister at PFCK fall point
22	Vss		GND Pin
23	VDD	_	Power (+5 V)
. 24	SBOK	0	Sub-code Signal Q Data CRC Check Decision/Result Pin (Normal "H", Error "L") The Decision/Result is output one block prior to the 80-bit Q Data being output.
25	SUBQ	0	Sub-code Signal Q Output Pin. PFCK fall edge synchronized before Q Data is output.
26	\$0. S1	, 0	Sub-code Sink S0 and S1 Pin. When Sub-code Sink is detected in S0 or S1, "H" level is output for that frame (PFCK fail is edge synchronized)
27	PECK	1	Play Mode Frame Cycle Signal Output Pin. f = 7.35 kHz (Duty Cycle = about 50%)
28	PLCK		Data Reading Clock Input Pin. Clock produced the PLL Circuit in reference to the RF signal played from the DISC During PLL Phase Clock: 4.32 MHz : Duty Cycle = 50%
29	EFMI	; 1	EFM Signal Input Pin. Synchronized to the PLCK and then input.
30, 31	- NC	-	No Connection
32	SCDA	1	Control Data Serial Input Pin. Serial Data Input of Each Frame from TC9201BF
33	SPDA	0	Processor Status Output Pin. Information such as Synchronized conditions in Frame Units, Revised Decision/Result Processing, Memory Buffer Capacity are serial output.
34	COFS	0	Revision Mode Frame Synchronized Output Pin. f = 7.35 kHz ((X'tal divided)
35	WDCK	0	Word Clock Output Pin. Clock divided 16 times from BCK. (Duty Cycle = 50%) f = 88.2 kHz.
36	EMPH	0	Specified Emphasis ON/OFF Signal Output Pin. Confirmation of existence of Emphasis for the Q Data Control Bit (When "H", Emphasis ON) When the CRC Decision/Result is confirmed as OK twice, Emphasis is confirmed.
37	HOF	0	Output Data Correction Flag Output Pin. Flag added every 8 bits, at the same time as data output, LSB and MSB side are synchronized with the SYCK fall in Flag order.
38	СНСК	0	Channel Clock Output Pin. This is the WDCK clock signal divided twice, when "L" level Lch and when "H" level Rch data is output. f = 44.1 kHz (Duty cycle = 50%)
39	BCK	0	Bit Clock Output Pin. f = 1.4112 kHz (Duty Cycle = 50%)
40	Dout	0	Data Output Pin. The BCK fall is edge synchronized from the MSB side to be serial output.
41	SYCK	0	Symbol Clock Output Pin. This is the clock divided eight times from BCK. f = 176.4 kHz (Duty cycle = 50%)
42	ARTR	0	RCH Data Aperture Signal Output
43	APTL	0	Lcн Data Aperture Signal Output
44	CK8M	0	8M Clock Output Pin. (X'tal 16.9344 MHz clock divided twice)
45	17MO	0	17M Clock Output Pin. (X'tal 16 9344 MHz Buffer Output)
46	NC NC		No connection
47	x-o	0	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency (X'tal 16.9344 MHz)
48	X-)	I	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency (X'tal 16.9344 MHz)
49	CKSE	ı	Clock Selection Pin When the X-I Input Clock is "H" or OPEN then 16.9344 MHz, when "L" then 8.4672 MHz is selected.
50 ~ 52	TES1 ~ TES3	ı	Test Pin. Normally used in "H" or OPEN.
53	Voo		Power (+5 V)
54	Vss]	GND Pin.
55	TES6	ı	Test Pin, Normally used in "H" or OPEN.
56 ~ 59	AD0 AD3	0	External RAM Address Signal Output Pin
60	TES7		Test Pin. Normally used in "H" or OPEN.

6-3. Operation Information

6-3-1. EFM Signal Demodulation Mode Block Operation

Synchronizing Signal Detachment Circuit

The Synchronizing Signal Detachment Circuit is divided into the Synchronizing Pattern Detection and Sychronizing Signal Protection Interpolar Circuits. The operation of each of these is shown as follows.

1) Synchronizing Pattern Detection Circuit

The detection of whether there are two consecutive patterns of 11T (1T = 1PLCK) from edge to edge in the HF Signal Picked-Up from the Disc is done thus creating the Frame Synchronizing Signal.




Diagram 6-1 Input Signal Timing Chart

CIRCUIT DESCRIPTION

2) Synchronizing Signal Correction/Interpolarity Circuit The Frame Synchronizing Signal shown in Diagram 6-1 is used in the internal Demodulation Circuit for synchronizing but there is ■ possibility of miss detection due the to quality of the input signal if the Synchronized Signal is used as it is.

Therefore the following powerful Synchronizing Signal Correction Circuit is needed.

The Synchronizing Signal Detachment Circuit is shown in Diagram 6-2.

As shown in this Diagram, the whole circuit is constructed of a 1/588 Division Curcuit, a Gate Signal Producing Circuit (WIND Gen.) and an Off Synchronizing Counter (NSFC).

Normally the Gate Signal (R-WIND) produced from the IFC output used for correction of the Proper Frame Synchronizing Signal (Only the Synchronizing Signal input to R-WIND is used for synchronizing the Demodulation Circuit).

When a non-synchronized condition continues, such as during POWER ON, when a Bust Error occurs or when the PLL circuit is instable, P-WIND from the WIND Gen. Output and Off Synchronizing Frame Counter (NSFC) are put into operation to effortlessly synchronize the condition.

See the following simple explanation for the steps taken in synchronizing.

1 The setting of the number of times of Off Synchronized Detection, N, is done by selecting one of the 2-bit N = 2, 4, 8, 12 in ESGL and ESGM.

- 2 When a condition where the Frame Synchronizing Signal does not enter R-WIND continues and NSFC output become N, the NSFC operation stops. At the same time the FSPS Ouput Level changes from "L" to "H" turning on each Correction Circuit.
- 3 When the FSPS Level changes to "H", P-WIND starts the SET RESET and the Frame Synchronizing Signal is synchronized with IFC.
- 4 When the Frame Synchronizing Signal is input to R-WIND, it is judged as the Proper Synchronizing Signal and the synchronized NSFS of IFC is cleared.

At this time, the FSPS Level changes to "L" and the Input Synchronized Pattern from the internal system completes synchronizing.

Also, besides the FSPS there is the FSLO Status Flag where FSLO and FSPS are output through the SCDA pin. ESGM and ESGL are input to the SCDA pin from TS9201BF.

WSEG details are available on Page 40.

ESGM	ESGL	N
1	1	2
1	0	4
0	1	8
0	0	12

WSEG	R-WIND Width		
1	±7 PLCK		
0	±3 PLCK		
	sible to change the		

Diagram 6-1


Frame Synchronizing Pattern Detection Circuit FC 1/588 Division Circuit (Main Frame Counter) R-WIND (Real WIND) P-WIND (Protection WIND)

Diagram 6-2 Synchronizing Signal Detachment Circuit Construction

The EFM Signal Demodulation Circuit, with reference to the Main Frame Counter (IFC) of the Synchronizing Detachment Circuit, consecutively demodulates the Sub-Code Signal within each frame and the 32 Symbol Data (Restored to digital signal from EFMI) from 14 bits to 8 bits.

EFM Signal Demodulation Circuit

The demodulated data is set to the internal latch, and written into the external RAM by using Address AO - A10 from the RAM Address Control Circuit, the Write Signal (RW = L), and Chip Enable Signal (CE = L) in one symbol (8 bit) units through IO O - 7.



CIRCUIT DESCRIPTION

Diagram 6-3

• Sub-Code Signal Demodulation Circuit

The 8-bit data in each frame for control and diplay in subcode P. Q. R. S. T. U. V. W. is set to the internal resister before the leading edge of PFCK (pin 27). This is synchronized with the trailing edge of the read clock input from the EXCK pin. This is emitted in serial from the SUBD pin. Each condition for the output data is as follows.

SUBD OUTPUT	SO, S1 OUTPUT TIMING	NORMAL TIMING	
Р	When S0 output, "H"	Sub-code P Data	
Q	When S1 output, "L"	Sub-code Q Data	
R~W	Not Fixed	Sub-code R ~ W Data	

Diagram 6-2 SUBD output data details




Diagram 6-4 Timing Example (1): During S1 Detection (Only Detect S0 one frame before)




Diagram 6.5 Timing Example (2): Normally

Sub-code Signal Q Data Demodulation Circuit

The Sub-code Signal Q Data Demodulation Circuit demodulates the Q Data of the Sub-code Signal in units of 98 frames. It then does Error Detection/Judgement Processing of each data before output.

In each system, the Sub-code Synchronizing Signal is synchronized at S0 and S1, so that the Error Detection/-Judgement Processing can be done by consecutively reading CRCC 80-bit Q Data. From the SBOK pin Error Detection/Judgement results and from the SUBQ pin the demodulated Q Data are synchronized with the PFCK leading edge and then output.

- S0, S1: The level of the Sub-code Synchronizing Signal Output is "H" in the frame during S0 and S1 detection.
- SBOK: The Sub-code Q Data CRCC Check Judgement Result Output is "H" level during No Error.

Each signal from S0 S1, SUBQ, SBOK and PFCK are moved to TC9201BF.

The 80-bit Q Data is initially read into the internal RAM of TA9201BF.

When needed, this data is sent from the bus line to the MPU through the CPU Interface.




Diagram 6-9 Sub-code Q Data Output Timing

Other

In the Control Bit Information of the Sub-code Signal Q Data, the Emphasis ON/OFF Judgement Output is output through the EMPH pin.

When the level of the EMPH Output is "H", the Emphasis is ON.

When two blocks (two 98 frames) of Q Data CRCC Check Judgement Results (SBOK output) are found to be consecutively normal, the data is valid.




Diagram 6-7 Emphasis ON/OFF Output Timing

CIRCUIT DESCRIPTION


6-3-2 Error Detection, Delete and Correction Processing Mode Block Operation Information

• Timing Circuit

The Clock Signal needed for internal operation is as shown in Diagram 6-8, where that by only connecting a crystal and condensor is all that is necessary.

The selection of the frequency of the crystal is done by setting the CKSE pin.

CKSE = "L" fx'tal = 8.4672 MHz CKSE = "H" fx'tal = 16.9344 MHz



Note: Use a crystal with low CI values for best Start-up Characteristics

RAM Address Control Circuit

TC9200BF reads modulated input data by use of the external RAM (8-bit \times 2 k) address control and does deinter-leave processing.

Input Data Jitter Absorbing Capability for the memory has a capacity of ±5 frames; constant surveillance (Differential Detection) of the Input and Output Data Rates are provided in the design for best results of the RAM Address Control.

In response to the condition of buffer capacity, the following DIV+ and DIV- signals are output. DIV+ and DIV-

are used for Disc Motor CLV Servo Control and including the motor a Field Back Loop is constructed.

Therefore, the actual Input Data Jitter Absorbing Capability is being enhanced.

Also, when the buffer capacity exceeds ±5 frames, it is taken as Buffer Over thus the BUF-OV Signal is output. During BUF-OV, DIV+ and DIV— are reset, the Mute On Buffer capacity is forced to become —1. BUF-OV is thus cancelled, and the RAM Address Control is continued.




Diagram 6-9 Control Signal DIV+, DIV-, BUF-OV Output Timing

It is possible to externally monitor the Buffer Capacity by checking the Data Status Signal Output from the SPDA

pin. As shown in Diagram 6-3, three bits, BUF 2-0, are output

BUF2	BUF1	BUF0	Buffer Capacity	BUF2	BUF1	BUF0	Buffer Capacity
1	1	1	- I	0	0	0	+1
1	1	0	-2	0	0	1	+ 2
I	0	ı	-3	0	1	0	+ 3
1	0	0	- 4	0	1	1	+4
0	1	1	-5	1	0	0	+5

Diagram 6-3 Buffer Capacity Output Data

CIRCUIT DESCRIPTION

C1 and C2 Revision Circuit

Error Detection and Revision Processing in the CD is done in two places, C1 and C2.

1) C1 Detection/Revision Section

For C1 Revision Processing, the Error Detection in each frame of the input data for High Priority Items is done as follows: one High Priority Item is deleted and two or more Items are Error Flag Marked (C1 Ep).

2) C2 Detection/Revision Section

The data from C1 Detection/Revision Section is Deinterleave Processed and sent to C2 Revision Section. Here, only when the ratio of a miss judgement is low, Revision Processing is done.

Because of this, the CI Ep marks from C1 Revision Section are used as one judgement information in C2 Revision Section. Here upto two High Priority Items are deleted and three or more errors Correction Flag Marked (C2 Ep) and are moved the the Correction Output Mode.

The C1 and C2 Judgement Results are output through the SPDA pin as shown in Diagrams 6-4 and 6-5 and are used as Monitor Signals.

Data Correction Output Circuit

The C2 Revision Processed Data is Scramble Processed (including two delay processing) under CD standards by the external RAM Address Control. This data is consecutively read from the external RAM in Output Word Order from the 8 bit LSB side.

The selection of each data between Direct Output, Average Correction Value Output or Prior Point Hold Output is done in reference to the C2 Ep Correction Mark Flags.

An example of the Correction Process Operation is shown in Diagram 6-10.




Diagram 6-10 Correction Process Operation Example

C1 S1	C1 S0	C1 Ep	Judgement Result
С	0	0	No Error
0	1	0	One Error Revised
	0	1	Two or more Errors, No Revision

Diagram 6-4 C1 Revision Judgement Results

C2 S1	C2 S0	C2 Ep	Judgement Result	
Ç	0	0	No Error	
C	1	0	One Error Revised	
	0	0	Two Errors Revised	
	1	1	Three or more Errors Corrected	

Diagram 6-5 C2 Revision Judgement Results

Correction M	ark Flag (HOF)	Output Data	0	
Dn Dn+1		Dn	Output Mode	
0	_	Dn	Direct Output	
1	0	Dn-1+D+1 2	Average Correction Value	
1	1	Dn-1	Prior Point Hold	

Diagram 6-6 Correction Algorithm

Note: When the ~ HOSTP Flag, explained on Page 40, is set to "L", the Correction Operation is stopped and changed to Direct Output Mode.

This flag is very useful when applied to the CD-ROM and CD Information Files.

Also, Correction Flag is added to each word data of the 8-bit LSB side (L-HOF) and 8-bit MSB side (M-HOF) individually and is output through the HOF pin in the order of L-HOF and M-HOF to the Correction Data and output simultaneously.

HOF Correction Alogrythems is set to HOF = 1 if either L-HOF or M-HOF is 1.

CIRCUIT DESCRIPTION

• Attenuator Circuit

During Search, Fast Forward, and Reverse operations in the CD Player, there is a need for an Attenuator Circuit to lower the level of "harmful" sound.

A Fixed Attenuation Level of -12 dB enters from the SCDA pin where it is decided whether to attenuate or not. Internal switching is done is accordance to the \sim ATT

Signal.

When \sim ATT = "L", -12 dB Attenuation

Muting Circuit

When an abnormal signal enters, it is detected as an Error in the Revision Processing Mode and then eliminated in the Correction Output Circuit. But a certain amount of Bust Error is repeated and that repeated low frequecy sound is output. When a long Bust Error is emitted, the direct current signal, a poor quality sound, is output.

To avoid the just mentioned phenomenon, these signals are passed through the Muting Circuit.

The Muting Operations are explained in the following. When Muting Operations are started, the Attenuate Circuit (—12 dB) comes ON at the same time, and Zero Cross Detection is done.

The operation for each channel, L and R, are done individually where when the Zero Cross Data (Marked Beat Inversed) is detected. Muting is ON and the digital output data turns to "O".

Muting cancelling is done in the same way.

Control of the Muting Circuit is done with the input command ~ MUTI and MUTC from the SCDA pin.

~ MUTI: Forced Muting Command

When "L", Muting is forced to ON MUTI: Internal Muting Control Command

When internal "H" is detected, this command

stands

MUTING MODE	SET CONDITIONS	RESET CONDITIONS	
64F-Er	When a 64-Frame Burst Error is detected in C1 Revision Mode		
DIN-MISS	When a De-interleave Miss occurs three consecutive times.	When two consecutive revision frames occur in C2 Revision Mode.	
BUF-ON	When the Buffer Capacity exceeds ±5 Frames	nevision (viole.	

Diagram 6-7 Internal Muting Commands




Diagram 6-11 Muting Operation

• Data Output Circuit

This circuit outputs the input data from the Correction Output Circuit.

The channel data of both L and R, from the MSB side to Beat Serial, are output through the DOUT pin.

All the data output is synchronized with the BCK trailing

The signals with connection to the Output Data are shown in the Timing Chart, Diagram 6-12.




Diagram 6-12 Timing Chart

CIRCUIT DESCRIPTION

Control Data Input Circuit

Information needed for TC9200BF internal processing is taken in serial mode from the SCDA pin of TC9201BF.

The circuit is designed so that data input, which is in reference with the Revision Mode Synchronizing Signal, COFS (f = 7.35 kHz), is taken in continuously.

Control Data Details:

~ ATT: -12 dB Attenuation Command (When "L", Attenuation ON) ~ MUTI: Forced Muting Command

(When "L", Muting ON)

~ HOSTP: Correction Operation Stop Command (When "L", Correction Operation Stop)

MUTC: Internal Muting Control Command

(When "L", Muting Stop)

ESGM. Selection Signal for setting the times of Off-

ESGL: Synchronized

Detection in the Frame Synchronizing

Signal Correction Circuit.

WSEG: The Wind Control Signal of the Frame Syn-

chronizing Signa Correction Circuit.




Diagram 6-13 Control Data Input Timing

Process Status Signal Output Circuit

The Revision Processing Judgement Results and Memory Buffer Capacity Information in TC9200BF is output through th SPDA pin and moved to TC9201BF

The data output, which is in reference with the Revision Mode Synchronizing Signal, COFS (f=7.35 kHz), is output continuously.

Process Status Signal Details:

FSLO: Complete Synchronized Status Flag

(When "L", Complete Synchronized Con-

dition)

FSPS: Synchronized Status Flag

(When "L", Synchronized Condition)

MUTO: Internal Muting Detection Flag (When "H", Muting ON)

Note: Will become "H" when 64F-Er.,

DIN-MISS, BUF-OV on Page 40

occur.

C2 S1-0

C1 C2-0: C1 and C2 Revision Processing Judge-

ment Result

BUF2-0: Memory Buffer Capacity Output Data

DIV+, DIV-: Disc Motor Control Signal




Diagram 6-14 Process Status Signal Output Timing

DP-3010

CIRCUIT DESCRIPTION


7. Servo Processor TC9201BF (X32-1400-10:IC)

The TC9201BF is an LSI developed for Pick-uc Search and Search Control. Disc Motor CLV Servo Control and MPU incoming/outgoing command interface of the CD Player. When combined with the TAB101N Servo (C iBi-polar IC) and the TC9200BF Data Processor (CMOS_SI) a simple but powerful Servomechanism can be constructed with the use of very few external components.

- · Equipped with an Internal Digital PLL Circuit
- With Four CPU Command Lines, a Clock Line and Acknowledge Line (Total: six lines) all information processing is made possible.
- Automatic Adjustment of Focus and Tracking Gain is made possible.
- The selection of Search Control for Finding Song Beginnings is possible when in any mode.

- Uses the Auto Kick Search Method which is essential for queing and reviewing.
- Equipped with an Internal AFC and APC Circuits for Disc Motor CLV Servo.
- · Equipped with an Internal Feed Motor Control Circuit
- Lead Timing is free with the use of a Two Block RAM Buffer for the Subcode Q Data

7.1/ Block Diagram



CIRCUIT DESCRIPTION

7-2. Pin Configuration

Pin No.	Port name	1/0	Operation
1	4MCK	0	4M Clock Output Pin. f = 4.2336 MHz (X'tal Divided)
2	RST	1	Reset Input Pin. Normally "H" or OPEN (When "L" System Reset)
3	LDC	0	Control Signal Output Pin for the Laser Diode Drive Circuit
4	SLP	0	ELM Signal Direct Input Pin
5	SLN	0	ELM Signal Inverse Output Pin
6	EFMI	1	ELM Signal Input Pin
7	FCSI	0	Focus Actuator Drive Signal Polar Command Output Pin
8	ZCL2	0	Internal DA Converter Output Pin 2
9	ZC2	1	External Comparator Output Signal Input Pin 2
10	ZCL1	0	Internal DA Converter Output Pin 1
- 11	. ZC1	I	External Comparator Output Signal Input Pin 1
12	SEL	0	Pick-up Servo Mode Command Signal Output Pin
13	VR1	-	Internal DA Converter Power Pin. +2.2 V (VREF)
14, 15	FEL1. FEL2	0	Analog Switch for Focus Gain Output Pin
16, 17	TEL1. TEL2	0	Analog Switch for Tracking Gain Output Pin
18	FBRK	0	Focus Actuator Brake Signal Output Pin
19	FKIC	0	Focus Actuator Drive Signal Output Pin
20	TKIC	0	Tracking Actuator Kick Signal Output Pin
21	DFCT	0	Defect Detection Pin. Only in Normal Play from the PU Output Signal Defect is Detected. During Detection VR2
	DrC1	-	becomes Electric Potential. (Normally: "Hi-Z")
22	TGUH	0	Tracking Servo Loop for Mid and High Range Phase Compensation Mechanism Switching Analog Switch Output Pin
23	Voo	-	Power (+5 V)
24	TGŲL	0	Tracking Servo Loop for Low Range Gain Switching Analog Switch Output Pin
25	TESH	1	Tracking Error Signal for Sample Hold Analog Switch Input Pin
26	TEOF	0	Analog Switch Output Pin for Tracking Servo Operation ON/OFF
27	FMON	0	Analog Switch Output Pin for Sending Servo Operation ON/OFF
28	DMFC	0	AFC Output Pin for Disc Motor CLV Servo
29	DMPC	0	APC Output Pin for Disc Motor CLV Servo
30	DMON	0	Analog Switch Output Pin for Disc Motor Drive Circuit Gain Switching
31	FMGU	0	Analog Switch Output Pin for Sending Servo Loop Gain Switching
32	VR2	-	Pick-up Servo Circuit, Disc Servo Circuit Reference Power Pin. +2.2 V (VREF)
33	FMFB	0	Control Signal Output Pin for Feed Motor Forward/Backward Movement
34	VDD2] -	Pick-up Servo Circuit, Disc Servo Circuit Power Pin. 2 × VR2
35	84MK	1	8M Clock Input Pin. f = 8 4672 MHz (X'tal Divided)
36	WDCK		Clock Input Pin for Incoming/Outgoing Control Data
37	COFS	1	Revision Mode Frame Synchronizing Signal Input Pin f = 7.35 kHz
38	SPDA	1	Serial Input Pin for Status Signal
39	SCDA	0	Serial Output Pin for Control Data
40	TES3	1	Test Pin (Normally "L")
41	SGS	- 1	PLL Circuit Selection Pin. When "H" Analog PLL Circuit and "L" Digital PLL Circuit Selection
42	PD	0	Phase Comparison Signal Output Pin for the PLL
43	X-O	0	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency.
44	X-I	1	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency.
45.46	TES2, TES1	1	Test Pin (Pull-up Resistor included) Normally "H" or OPEN
47	Dout	0	EFM Signal Output Pin
48	PLCK	0	Bit Clock Output Pin


Pin No.	Port name	1/0	Operation
49	PFCK	1	Play Mode Frame Synchronizing Signal Input Pin. SUBQ. SBOK and S0 S1 are synchronized to the fall edge of this signal and input. Also, the compared frequency of the AFC and APC are used for the CLV Servo.
50	S0 S1	ı	Sub-code Signal Synchronizing Pattern S0 and S1 Input Pin
51	SUBQ	1	Sub-code Signal Q Data Input Pin. 80-bit Q Data as one block is serial input, and saved in the internal RAM.
52	SBOK	1	Sub-code Signal CRC Check Judgement Result Input Pin. (Norma) = "H", Error = "L")
53	Von	1-	Power (+5 V)
54	Vss	-	GND Pin
55~58	8US0~8US3	1/0	Incoming/Outgoing Command and Data Bus Line. With the BUCK Start-up, the Command and Data is internally released. Also during BUCK "H", the input data is output on the Bus.
59	DA/CO	1/0	Control Input/Output Pin for Command and Data Processing. When the MPU sends a One-Word Item Command, the Pin is "L" (Input). When all the Command and Data has been correctly received and while BUCK is "L", the pin is "L" (Output). This is then used as the MPU Acknowledge (ACK) Signal (Normally "H").
.60	BUCK	1	Clock Input Pin for the Incoming/Outgoing Command and Data. During Reception the "L" period will be more than 9 μs. and "H" period will be more than 4 μs while less than 90 μs. 4 μs after BUCK Start-up. DA/CO and BUSO-3 will be switched.

7-3. Operation Information

• Timing Producing Circuit

The Timing Producing Circuit creates the clock frequency needed for internal operation (Master Clock is 8 MHz). The input conditions to the 84MK pin, as shown in Diagram

10-1, is internally switched whether to use the 84MK input or (X-I)/2 as the Master Clock by checking the 8M Det.



Note: Use a crystal with low CI values for best Start-up Conditions

Diagram 7-1

SGS Pin	84MK Pin	X-I Pin	4MCK Output Pin	Notes
	L	16.9344 MHz	X-1/4	Digital PLL ON
L	0.4370.44	17.2872 MHz	84MK	Digital PLL ON
н	8.4672 MHz	8.6436 MHz	2	Analog PLL ON

Diagram 7-1 Internal Clock Selection Mode

CIRCUIT DESCRIPTION

• CPU Interface Circuit (CD Bus Control Circuit)

The CD Bus Control Circuit was designed so that the connection between the general purpose 4-bit CPU and the TC9201BF could be easily achieved so that data communication could be done through only six lines, four line of the I/O Data Bus (BUS 0-3), the Clock Line and the DA/CO line (for the Data and Command Differential Signal).

The Bus Line conditions for the three modes, Idle Mode and the Read/Write Modes, are explained in the following $1) \sim 3$

Before this though, the following points must be noted about the CD Bus and Data Communications between the CPU and TC9201BF.

- 1 Only the CPU will output the BUCK.
- 2 The level of the BUCK will be "H" when there is no data being communicated.
- 3 The period of "H" level of the BUCK will be less than 90 µs while data is being transmitted from the CPU.
- 4 The BUS 3-0 Input Data should be delayed by more the 4 \(\mu\)s in reference to the BUCK trailing edge.
- 5 The BUS 0-3 and DA/CO pins should be an Open Drain CPU with Wired OR functions or Open Collector Type CPU with an I/O port.
- 6 The transmission/reception of one word (4 bits) data is to be done with the period from the current trailing edge to the next one.

1) Idle Mode

This is the mode when there is no commmunications being done with the CPU. In this mode both the BUCK and DA/CO pin have an "H" level while the internal conditions for the Monitor Signal are being emitted through BUS 0-3. From BUS 0, "H" level, from BUS 1, AFCS, from BUS 2. QDRE, and from BUS 3, FOK external signals are to be output.

- AFCS Signal CLV Servo Mode Switch Signal
 (In Marin Source Mode A FCS)
 - (In Main Servo Mode, AFCS = "H" Level)
- QDRE Signal.....Sub-Code Q Data Lead Enable Signal.
 - (In Lead Enable, ODRE = "L" Level)
- FOK Signal Focus ON/OFF Judgement Signal (in Focus ON, FOK = "H" Level)

See other reference documents for details of each of the above mentioned signals.

In Idle Mode, when either BUS 2 or 3 are "L" Level (Sub-Code Q Data Lead Enable or Focus OFF), DA/CO Line will be "L" level. This means that the TC92018F will break into the Idle Mode when DA/CO is "L" level. It is possible to make a smooth recovery when becomes FOK = "L" (Focus OFF).




Diagram 7-2 BUS Line Input/Output Construction

CIRCUIT DESCRIPTION

2) Write Command Input Mode

This mode transmits the Write Command and Four-Word Data (CM-A)-(CM-D) from the CPU to TC9201BF. The first two words are Commands (C6 \sim C0) and the next two words are the Data (D7-D0).

TC9201BF takes in the Command or Data of the BUS from the BUCK trailing edge and will then Echo Back the content on the BUS when BUCK is "H". Therefore, it is possible to confirm whether the Command or Data has been correctly received by checking the BUS 0-3 condition at BUCK Trailing Edge (since the BUS line is Wired OR, Error Detection during "L" is not possible).

When a Write Command is input, it is synchronized to the BUCK trailing edge (Actually, the DA/CO and the CPU information is delayed by 4 μ s after the BUCK trailing edge.

The same delay is needed in the Lead Command Input) Also, when a Write Command is input, the first word of the command BLS 3 is "H" level, while the DA/CO line becomes "L" (Command Transmission Start). When the second Command and Data word are correctly received, TC9201BF will return the ACK acknowledge signal, on the DA/CO Line (when the Write Command is correctly input and reception is complete, DA/CO Line is "L" Level). When this ACK is returned, the BUS line switches from Command Input Mode to Idle Mode again.

If the ACK is not returned, this means that there is Reception Error, so the Command is sent again. This is same for Read Command too.




Diagram 7-3 Write Command Input Example

CIRCUIT DESCRIPTION

3) Read Command Input Mode

In this mode, when a one-word Read Command (SQRD and STRD Command) from the CPU is transmitted, TC9201BF sends the designated data back through the BUS line. The handling of the BUCK and Commands are same as in Write Mode, but in Read Mode, but when a command is input, BUS 3 line is "L" level while the DA/CO

line is "L" level at the same time. Therefore, whether the first word on the BUS 3 line is "H" or "L" differentiates between a Write and Read Command.

When the transmission/reception of the designaated data is complete, an ACK signal is returned to the CPU where the BUS line then switches to Idle Mode.




Diagram 7-4 Read Command Input Example

4) Control Command Details

(1) Write Command (CM-A)

					CO	ĐE				PROCESSING DETAILS	CONDITIONS			
COMMAND	HEX	C7	C6	C5	C4	СЗ	C2	C1	CO	PROCESSING DETAILS	CONDITIONS			
SDSET	80	1	0	0	0	0	0	0	0	While Focus OFF, Sub-beam Summing Data is to latched to SB-REG				
PUSTP	81	1	0	0	0	٥	0	0	1	Operations of PUFWD and PUBWD are stopped. (Sending Servo and Tracking Servo are turned OFF)				
PUFWD	82	1	0	0	0	0	0	1	0	Pick-up is moved in a forward direction (PU)				
PUBWD	83	1	0	0	0	0	. 0	1	1	Pick-up is moved in a backward direction (PU)				
LDON	84	1	0	0	0	0	. 1	0	0	Laser Diode is turned ON (LD).				
LDOFF	85	1	0	0	0	0	1	0	1	Laser Diode is turned OFF (LD).				
DMSV	86	1	0	0	0	0	1	1	0	CLV Servo of the Disc Motor is turned ON. FOK (Focus ON)				
DMOFF	87	1	0	0	0	0	7	1	1	CLV Servo of the Disc Motor is turned OFF, DMBK and DMFK are cancelled.				
FGASS	88	1	0	0	0		0	0	0	FKIC Output is set to "H" level.	LDON			
FGASR	89	1	0	0	0	1	0	0	1	FKIC Output is set to "L" level.	LDON			
FGASET	8A	1	0	0	0	1	0	1	0	The data of the internal resistor is decoded and set to FEL1 and 2.	LDON			
TGASET	88	1	0	0	0	:	0	1	1	The data of the internal resistor is decoded and set to TEL1 FOK -DMSV and 2.				
TGASR	8C	1	0	0	0	1	1	0	0	TKIC Output is set to "L" level FOK •DMSV				
TGASS	8D	1.	0	0	0	1	1	0	1	TKIC Output is set to "H" level FOK - DMSV				
FOSET	8E	1	0	0	0	1	1	1	0	FCSI Output is set to "H" level	LDON			
FORST	8F	1	0	0	0	1	1	1	1	FCSI Output is set to "H" level	LDON			

Notes:

- In CM-A, there is no need for data. D0 ~D7 = (XXXX XXXX)
- After running CM-A, Tracking Servo and Sending Servo are turned OFF.

CIRCUIT DESCRIPTION

(2)/ Write Command (CM-B)

					CO	DE				PROCESSING DETAILS	
COMMAND	HEX	C7	C6	C5	C4	СЗ	C2	C1	CO	PROCESSING DETAILS	CONDITIONS
ATTON	92	1	0	0	1	0	0	1	0	TC92008F — 12 dB Attenuate is turned ON.	
ATTOFF	93	1	0	0	1	0	0	1	1	TC9200BF — 12 dB Attenuate is turned OFF.	
MUTON	94	1	0	0	1	0	1	0	0	TC9200BF Muting is turned ON.	
MUTOFF	95	1	0	0	1	0	1	0	1	TC92008F Muting is turned OFF.	
DMBK	96	1	0	0	1	0	1	1	0	Forced Reverse Torque of the Disc Motor is applied.	DMSV
DMFK	97	1	0	0	1	0	1	1	1	Forced Speed-up Torque of the Disc Motor is applied.	LDON · DM SV

Notes:

- In CM-B, there is no need for data. D0 ~ D7=(XXXX XXXX)
- During Reset (RST = "L", ATT = "OFF" and MUTE = "ON" are set.

(3) Write Command (CM-C)

					CO	DE							DA	TA				NOTES
COMMAND	HEX	C7	C6	C5	C4	C3	C2	C1	CO	D7	D6	D5	D4	D3	D2	D1	DO	NOTES
SETRO	98	1	0	0	1	1	0	0	0	ATTC	MUTC	HOSTP	GUPCL	MCG	FSPS	DIV+	DIV	
SRCK	99	1	0	0	1	1	0	0	1		SF	ICK		×	×	×	×	SRCK: Through Rate Clock Switching Date
FOCUS	9A	1	0	0	1	1	0	1	0	FS FCOK			FS: Focus Stand-by Level FCOK: Focus OK Level					
DEFECT-I	98	1	0	0	1	. 1	0	1	1			N: Scratch Detection Level TN: Mono/Multi Time Constant						
DEFECT-II	9C	1	0	0	1	1	1	0	0	М		М ТМ			М		M: Scratch Detection Level TM: Mono/Multi Time Constant	
SHOCK	90	1	0	0	1	1	1	0	1	£ TL		L: Shock Detection Level TL: Mono/Multi Time Constant						
SETR 1	9E	1	0	0	1	1	1	1	0	1	APCG 1	APCG 2	WSEG	ESGI.	ESGM	1	DIMG	
SETR 2	9F	1	0	0	1	1	1	1	1	GUP 1	HYS 1	GUP 2	HYS 2	1DCP	RFRG 1	RFRG 2	FMSS	

CIRCUIT DESCRIPTION

Details (Data D7 ~ D0)

1 SETRO

 ATTC: Attenuate Control Signal for CKIC and CKICF (During Continuous Kick)

. When "1" during Continuous Kick, ATT is

MUTC: TC9200BF Internal Muting Control Command

Normally "1"

· When "0", Internal Muting is OFF.

Sent to TC9200BF

HOSTP: TC9200BF Correction Operation Stop Com-

Normally "1"

When "0". Correction Operation is stopped.

Sent to TC9200BF

• GUPCL: Clear Control Signal for the Gain Up (GUP) Signal during Shock Detection

• DEFECT Signal is cleared when GUP is "1".

· DEFECT Signal is not cleared when GUP is "0".

MCG: FSPS, DIV+ and DIV- Selection Signal

· When "1", CPU combined information used from TC9178AF and during TC917F System operation

· When "0", SPDA information sent from TC9200BF is used.

FSPS

• DIV+ : CLV Servo System Control Information

• DIV-

2 SETR1

• APCG1 APC Phase Comparison Frequency Selection

APCG2 'Signal of the CLV Servo Circuit

APCG 1	APCG 2	PHASE COMPARISON FREQUENCY	DIVISION COMPARISON
0	0	1225 Hz	7.35 kHz/6
1	0	919 Hz	7.35 kHz/8
0	1	613 Hz	7.35 kHz/12
1	1	459 Hz	7.35 kHz/16

 WSEG: Wind Selection Signal for the TC9200BF Frame Synchronizing Signal Protection Circuit Sent through the SCDA pin to TC9200BF

WSEG	WIND WIDTH
1	±7
0	±3

· ESGM Circuit Setting Selection Signal for the TC9200BF

Frame Synchronizing Signal Protection Circuit

Continuous Off-Synchronizing Detection ESGL

Sent through the SCDA pin to TC9200BF

ESGM	ESGL	NUMBER OF OCCURANCES
1	1	2
1	0	4
0	1	8
0	0	12

DMON pin Control Signal

 When "1", during DMSV (CLV Servo ON) DMON = VREF

 When "0", during DMSV (CLV Servo ON) If AFCS = 1 then DMON = "HiZ" If AFCS = 0 then DMON = "VREF"

AFCS = 1 → Pre Servo Mode AFCS = 0 → Main Servo Mode

3 SETR2

• GUP1: When "1", Gain Up of the Tracking Servo during Shock Detection while Playing

. HYS1: When "1", Tracking Signal is to have Hysteresis Characteristics during Shock Detection while Playing

 GUP2: When "1", Gain Up of the Tracking Servo for 2-3 msec after Search completed.

 HYS2: When "1", Tracking Signal is to keep Hysteresis for 2-3 msec after Search completed.

• LDSP: When "0", LDC pin is "HiZ" during LDON (Same during Reset)

• RFRG1/2: RF Wipe Off Level Selection Signal

RFRG 1	RFRG 2	WIPE OFF LEVEL
0	0	01111
1	0	01110
0	0	01101
1	1	01100

• FMSS: When "0", Feed Servo OFF during Search Normally "1"

(4) Write Command (CM-D)

					ÇO	DE							DA	TA				NOTES
COMMAND	Hex	C7	C6	C5	C4	C3	C2	C1	CO	D7	D6	D5	D4	D3	D2	D1	D0	NOTES
PAUSE	A×	1	0	1	0							Numi	ber of	Track	s N1			
FEED	В×	1	0	1	1							Num	ber of	Track	s N2			64 × N2 Track Kick
NKIC	C×	1	1	0	0	В	F	T	В			Num	ber of	Track	cs N1			N1 Track Kick
NKICF	D×	1	1	0	1	R	G	GC	F			Num	ber of	Track	cs N1			N1 Track Kick (Feed Motor Sending Included)
CKIC	E×	1	1	1	0					×	×	-	r			ber of		N3 Continuous Track Kick T: Speed Select
CKICF	F×	1	1	1	1					×	×		Г			ber of		N3 Continuous Track Kick (Feed Motor Sending Included) T: Speed Select

Details

BRK: Feed Motor Brake Signal ON/OFF Setting

When "1", Brake Signal ON

· When "0", Brake Signal OFF

Feed Motor Gain Control

• When "1", FMGU pin is "VREF" (Gain Up)

When "0", FMGU pin is "Hiz".

Tracking Motor Gain Control TGC:

. When "1", TGUL and TGUH pins are "HiZ" (Gain Up)

When "0", TGUL and TGUH pins are "VREF"

BWD/FWD Search Direction Setting

· When "1", BWD Search

When "0", FWD Search

Number of Kick Tracks (8 bits) - Kick Amount • N1: = N1 Track (0-255)

Number of Kick Tracks (8 bits) - Kick Amount • N2: = 64 × N2 Track (0-16320)

Number of Kick Tracks (8 bits) - Kick Amount N3·

= N3 Track (0-15)

Kick Interval (2 bits) during CKIC and CKICF

T (D5)	T (D4)	KICK INTERVAL
0	0	62 ms (16 Hz)
0	1	124 ms (8 Hz)
1	0	248 ms (4 Hz)
1	1	495 ms (2 Hz)

(5) Read Command (CM-E)

		<u> </u>	CO	DE			DA	TA		NUMBER OF	NOTES	
COMMAND	Hex	СЗ	C2	C1	CO	D3	D2	D1	DO	WORDS READ	NOTES	
SORD	0	0	0	0	0	e QO	4go	OD	PQO	20	Sub-code Q Data Read Command QDa = MSB	
STRD	1	0	0	0	1	Š	ODRE	SRCH	BRKR	1	Internal Status Monitor Command	

Details

STRD

Focus Search OK Signal

When "H", Focus ON (Servo ON)

ODRE: QData Read Enable Signal

· When "L", Enable


• SRCH: Search Signal

· When "L", Searching

BRKR: Disc Motor Brake Cancel Signal

· When "H". Brake Cancelled





CIRCUIT DESCRIPTION

• PLL Circuit

TC9201BF is equipped with an Analog and a Digital PLL Circuit As shown in Diagram 7-1 on Page 43, there are three modes Switching of these modes is done by using the SGS pin and 84MK pin.

There is an internal correction circuit for phase deviation in the EFM for such reasons as Disc Memory Accuracy and when the Disc is Off Center. This is very useful especially when using the digital PLL. Therefore, this lets the Slice Level of the Data Slicer be fixed (AC center). The Analog PLL cannot be used for this though.

1) Analog PLL Circuit

When SGS is set to "H" level (input of X'tal 8.4672 MHz Clock from the 84MK pin), the Analog PLL Mode comes into operation.

The Block Diagram of this is shown in Diagram 7-6 and the Timing Chart in Diagram 7-7.

Also, the PLCK Phase Polar Differential Signal, in reference to the EFM Signal Trailing/Leading Edge, is output in tristate form the PD pin after passing the Change Pump.

As mentioned before, the Timing of the Analog PLL Circuit is shown in Diagram 7-7. Here the DOUT output EFM signal is data that has been delayed after being straightened out in PLCK.




Diagram 7-6 Anaolog PLL Block Construction




Diagram 7-7 Analog PLL Timing

2) Digital PLL Circuit

When the SGS pin is set "L", the Digital PLL Circuit comes into operation. With this, two frequencies are available, 16.9344 MHz and 17.2872 MHz (4.3218 MHz from the EFM Input Signal Beat Rate × 4). The use of these two crystal frequency modes is done either by inputing into the 84MK 8.4672 MHz (16.9344 MHz/2) or fixing 84MK with "L" level.

This Digital PLL Circuit has a unique construction where it not only measures its own efficiency but also requires no external components. Also, since the Lock Range and Capture Range are about ±1%, the Disc Mode, from the CLV Servo. Speed Range needs to be kept within ±1%.




Diagram 7-8 Basis Block Digital PLL Circuit
Construction

The operations of the Digital PLL Circuit are as follows:

- Edge Detection of the EFMI input is done and passed to Phase Comparison Circuit
- 2 In the Phase Comparison Circuit the phase difference between the EFMI Edge and PLCK are detected after being resolved with π/4 (as shown in Diagram 7-9).
- 3 With the Phase Polar Difference Information detected in the Phase Comparison Circuit, the Tri-modular division difference is controlled thus controlling the phase difference to the least possible.

The Tri-modular Divider is able to compare 1/4-0.5, 1/4 and 1/5-0.5 divisions. The division difference control of the divider will be done only when the Phase Difference Information is within ± 2 as shown in Diagram 7-9.

Since the Clock Frequency of 16.9344 MHz, input through the X-I pin, will differ from four times the Beat Rate of the EFMI input (4.3218 MHz \times 4 = 17.2872 MHz). Frequency Compensation is required.

Therefore, when the Edge Detection Period of EFMI is TP $\leq 6T(1T=1 \text{ PLCK})$ division difference control of the divider will be done; and when TP $\geq 6T$, then Edge Detection of EFMI and a 6T period is controlled. By doing this, the system is stabilized.




Diagram 7-9 PLCK Division

CIRCUIT DESCRIPTION

3) Data Slice Level Correction Circuit

The Slice Level of the Data Slicer is normally takes the DC content out of the Data Slice Output from the ELM signal and feeds this back. The aim of the Data Slice Level Correction Circuit is to fix this Data Slice Level and make no adjustment needed possible.

Therefore, the Data Slice Correction Circuit takes the phase deviation that occurs from the Memory Accurancy of the Disc, when the Disc is Off Center and from Disc Motor Jitter when the Slice Level is fixed and passes it through the Phase Detection Circuit. Corrections are made in reference to the Phase Differential Information detected. In this case, the phase deviation usually occurs in low range frequencies. Therefore, as shown in Diagram 7-10, even when the Slice Level varies vertically, the distance between EFMI Leading Edge to Leading Edge or Trailing

Edge to Trailing Edge does not change.

This means that when TA = TB = TC, as shown in Diagram 7-10, TA is the reference where after this the slice level variation can be easily detected in TB and TC. It is then possible to reconstruct the original data in the DOUT Correction Output Circuit with the detection results.

This means that when the Digital PLL Circuit in TC9201BF is used, not only will the there be no need to use the Analog Slice Level Control but the Slice Level Response will become extremely accurate with much less data errors.

Note that the Slice Level Correction Range is less than ±2T (1T=1PLCK)




Diagram 7-10 Data Slicer Input/Output Waveform

● CLV Servo Circuit




Diagram 7-11 System Construction Diagram

Correlation

Pins: Commands: DMPC, DMFC, DMON

DMSV (86xx), DMOFF (87xx)

DMBK (96xx), DMFK (97xx), SETRO (98R1R2), SETR1 (9ER3R4), STRD (1)

Command Reception Conditions

COMMAND	RECEPTION CONDITION	OPERATION
DM\$V	FOK = H Focus ON	CLV Servo ON
DMOFF	_	Disc Motor Stop
DMBK	DMSV Command Set	Disc Motor Brake
DMFK	LDON Command Set*	Disc Motor Speed Up

* When the DMSV Command is not operating, DMFK Command is

Note: Each Command information (information Details are shown in [CM-CI)

DATA	R1	R2	R3	R4
D3	ATTC	MCG	1	ESGL
D2	MUTC	FSPS	APCG1	ESGM
D1	HOSTP	DIV+	APCG2	1
D0	GUPCL	DIV-	WSEG	DMG

The system is designed so that the AFC and APC informa-

Actual operation/timing examples shown in Diagrams 7-12 ~ 14.

tion needed for the Disc Motor is acquired from the Preservo Mode and Main Servo Mode which are divided on the CLV Servo Board.



Details about the CLV Servo Operations will be explained in Items 1) ~ 4) about AFCS, AFC, APC and Brake Cancel Signal Producing Circuits.

Pre Servo Mode

When the DMSV Command (CLV Servo ON) is input, after the Focus has be achieved, the Disc Motor will start to revolve

Pre Servo Mode takes the turning speed (Frequency Range) to within the Digital PLL Capture Range (about ±1%)

CIRCUIT DESCRIPTION




Diagram 7-12 CLV Servo Timing Example 1 (During DMS Command Input)




Diagram 7-13 CLV Servo Timing Example 2 (DMFK Command Input)




Diagram 7-13 CLV Servo Timing Example 3 (DMBK Command Input)

Main Servo Mode

When the NKICO Command (Play Command) is input, after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking Servo and Feed Motor Servo come ON.

When the Tracking Servo comes ON, the Synchronized Division Circuit will start and the AFCS will switch from "H" to "L" level, thus going into Main Servo Mode.

DMON OUTPUT DMPC OUTPUT DMFC OUTPUT DMG DATA MODE MODE NOTES DIVISION CONDITIONS 0 1 During Input of Tracking Double value Output VAEF 1 DMSV Command Pre Servo HiZ Servo output "H" AFC2 Circuit Fixed 2 DMFK Command or "L" ON 3 DMBK Command AFCS = L Phase Polar Info PWM During Input of Main Servo Tracking Tri-state Output VREF Fixed NKICO Command Servo ON Output (AFC1 Circuit ON) (Play Command)

1) AFCS Signal Producing Circuit

AFCS is the switch to Servo Mode. When the AFCS receives the FSPS for the SPDA pin of the TC9201BF or the SETRO Command from the CPU is input, the Mode is switched. Also, the FSPS Signal informs whether the Synchronized Division Circuit is in operation thus turning

the Tracking Servo ON and if the EFM Signal has Phase Locked, it will maintain an "L" level.

The conditions for AFCS to switch between "H" and "L" level are shown in Chart 7-3.

Conditions for AFCS to switch from "H" to "L"	Conditions for AFCS to switch from "L" to "H"	
When FSPS "L" level continues for 16 frames	When FSPS "H" level continues for 64 frames	

Chart 7-3 AFCS Switch Conditions

2) AFC Signal Producing Circuit

The use of either AFC1 or AFC2 Circuits is decided in Main Servo and Pre Servo Mode. Each mode detects the Frequency Control Signal (AFC) required, as a result of this detection, outputs the PWM wave from the DMFC pin. This PWM wave controls the Disc Motor speed.


The following explains the AFC1 and AFC2 Circuits operations.

1 AFC1 Circuit: (Main Servo Mode, AFCS = L, Synchronized Division Circuit is in operation)

The AFC1 Circuit divides the PFCK (Play Mode 7.35 MHz) by four, and uses this frequency content to detect the X'tal

2.1168 MHz. When the Disc Motor is correctly locked, PFCK/4 = 1152 Clock. The system is designed to keep the Frequency Control Range within about ±5% in TC92018F. As shown in Diagram 7-16, in the Frequency Content Detection Circuit, the PFCK/4 (Disc Motor Frequency Information) frequency content is passed to a PWM wave that has 7-bit resolution and then output through the DMFC

Here, the DMFC pin output consists of three values, VDD2 (2VREF), VSs(0 V) and VREF (± 2.2 V).



(Brake Torque applied) FAST ← Motor Revolution → SLOW (Speed-up Torque applied)

Diagram 7-15 CLV Servo Frequency Control Range

CIRCUIT DESCRIPTION

2 AFC2 Circuit: (Pre Servo Mode, AFCS = H, Synchronized Division Circuit is not in operation)

The AFC2 Circuit uses X'tal 8.4672 MHz from Tmax (Longest Inverse Level Value) from the EFM.

When one clock (4.3218 MHz) is equal to 1T, during Disc Motor Correct Revolution, the Frame Synchronizing Pattern is 11T + 11T = 22T. This is Tmax (Longest Inverse Level Value).

When Tmax is used with X'tal 8.4672 MHz to detect, 22T

is equivalent to 43 Clock. When the Detection Result is more than 43. "Disc Motor Revolution Speed SLOW", and when less than 43, "Disc Revolution Speed FAST" is the information passed on.

During Pre Servo Mode, Tmax Q is directly output from the DMPC pin while the 7-bit resolution of the PWM wave is output from the DMFC pin at the same time. Here, the DMFC pin output consists of three values, VDD2 (2VREF), VSS (0 V) and VREF (+2.2 V).




Diagram 7-16 AFC Signal Producing Circuit Block
Diagram

3) APC Signal Producing Circuit

This circuit only moves with the Main Servo where the produced APC signal is output in Tri-state from the DMPC pin to control the speed of the Disc Motor.

The APC Signal is the Phase Differential Information of the N Division Signal and the X'tal Signal produced from the Reference Frequency Signal (X'tal Division 7.35 kHz). This Phase Differential Information is output from the DMPC pin. Therefore, as shown in Diagram 7-17, when the PFCK/N is delayed in reference to XFS/N, "H" level is output, and when faster, "L" level is output.

N Division is the data from APCG1 and G2 (set by the SETR1 Command) and can be selected in four values. Select the most accurate value for the CLV Servo from the operation results.

Also, XFS is a division of 2.1168 MHz by 288 times and is controlled to within ± 1 with the two data outputs from DIV+ and DIV—. DIV+ and DIV— (Output from the SPDA pin) are the Buffer Memory Status Signals of the external RAM of TC9200BF. The Disc Motor Jitter is corrected and the most accurate conditions is taken to the Buffer here.




Diagram 7-17 APC Signal Output Timing

APCG 1	APCG 2	N	Phase Comparison Frequency	
0	0	6	1225 Hz	
1	0	8	919 H ₂	
0	1	12	613 Hz	
1	1	16	459 Hz	

DIV+	DIV-	Division Comparison	Disc Motor Revolutions	
O	0	1/288		
1	0	1/287	Disc Motor Revolution will become faster.	
0	1	1/289	Disc Motor Revolution will become slower.	
1	1	1/288		

Note: DIV+ and DIV- can also be input with the SETRO Command from the CPII.

4) Brake Cancel Signal Producing Circuit

When the DMBR Command is input from the CPU, "L" level becomes fixed from the DMFC pin output and the Disc Motor revolution speed is slowed, this is detected and the Brake Cancel Signal, BRKR ("H" level), is emitted. The BRKR emission condition is when the ELM Signal Period continues for 512 periods and more than 22T (about 200 kHz) must be achieved. BRKR emission is checked through BUSO line with the input of the STRD Read Command from the CPU.

CIRCUIT DESCRIPTION

Focus/Tracking Servo Circuit

Basically, TA8101N operates the Three-Beam Pick-up Detection Signal AMP and TC9201BF does all the control of the Focus/Tracking Servo and Tracking Search.

1) Servo Status Signal Processor

The Servo Status Signal Processor is constructed of five blocks, as shown in Diagram 7-18, and basically functions as the emitter of the Focus/Tracking Servo and Tracking Search control and status signal.

TC9201BF operates the Focus/Tracking and Tracking

Search with the four signals, FE, TE, SBAD and RFRP, input from TA8101N. The AD Convertion Block, as shown in Diagram 7-18, takes the four signals that are input after passing through the TA8101N internal comparator and passed through the TC9201BF internal 5-bit Up/Down Counter, 5-bit DA Converter, which make up a demodulation loop. This construction is thus a Follow-up Comparison Type 5-bit AD Conversion Circuit. This AD converted data is used for internal digital signal processing.




Diagram 7-18 Servo Status Signal Processor Block
Construction

By using the TAB101N Comparator Output ZC1 and ZC2, the Up/Down Counter, UD1 and UD2, controls at about 500 kHz with (10000)₂ as the center is divided into 32 levels. Then a 0 ~VREF (+2.2 V) voltage range is emitted from the 5-bit DA Converter Output ZC1 and ZC2 (See Diagram 7-19)

The internal digital signals processed are not the actual data that has been AD converted but a four-sample average data. The reason for this is that, when using a Follow-up Comparison AD Converter, the Up/Down Counter is constantly moving back and forth between +1 and -1 which makes it difficult to use this data as it is. The converted data also includes noise, which needs to be taken out. This sampling method therefore takes out the high range noise content.

Also, the Operation Processing Block receives data through the two AD Converters and operation processes them in the ALU (Operation Unit) and thus emits the required signals for Focus/Tracking Control.

The data calculated in the Operation Processing Block is passed through the Level Check Block where this input data is continuously being detected. The aquired Detection Result is transferred to the Focus/Tracking Servo and Tracking Search Block.




Diagram 7-19 Data Division Details during AD Conversion

DP-3010 DP-

CIRCUIT DESCRIPTION

2) Focus/Tracking Servo System

Focus/Tracking Servo and Tracking Search system operations are actually divided into modes, as shown in Chart 7-4. Operations are done with a 2 MHz System Lock with four clocks per mode.

SEL PIN OUTPUT	SYSTEM MODE DIVISION	MONITOR SIGNAL		OPERATION DETAILS	
		UD1	UD2		
Н	Focus Gain Adjustment Focus Search	FE	SBAD	Focus Gain Adjustment Focus Search, FOK (Focus ON) Detection	
L	Tracking Gain Adjustment	TE	RFRP	Tracking Gain Adjustment RFRP Slice Level Calculations Output	
HiŻ	Non-Piay Normal Play	TE	SBAD	Scratch and Shock Detection FOK (Focus ON) Detection	
L	Special Play	TE	RERP	Shock Detection RF Zero Cross Detection	
L	Tracking Search	TE	1	Tracking Search	

Chart 7-4 Focus/Tracking Servo Mode Division

Note #1: TC9201BF determines the information input from TA8101N with the SEL Output Signal
The four signals, FE (Focus Error), TE (Tracking Error), SBAD (Sub-beam Summing) and RFRP (RF Ripple) are divided into three by the SEL Output Signal.

Note #2: Non-Play is the condition in which eventhough the DMSV Command (CLV Servo ON) is set, Tracking is OFF (Detailed explanation excluded).

Note #3: Special Play is the condition after Tracking Search is complete and the next mode. Detailed explanation is done in the Tracking Search System. The Focus/Tracking System is operated in accordance to the CPU Process Flow Chart on Page 79.

Starting with the Focus Gain System, the operation explanations of the systems in order are in the following.

CIRCUIT DESCRIPTION

(1) Focus Gain Adjustment (FGA) System




Diagram 7-20 System Construction Diagram

Correlation Pins: FKIC, FEL1, FEL2, SEL

Commands: FGASS(88xx), FGASR(89xx)
 FGASET(8Axx)

Write Command (CM-A)

Command Reception

Conditions: LDON(84xx)

Command Set




Diagram 7-21 Timing Chart (1)

By switching the two analog switches (FEL1 and 2) ON/OFF, the Focus Gain Adjustment System fixes the gain from the Focus Servo Open Loop and corrects the Pick-up and Disc dispersion. The three commands, FGASS, FGASR and FGASET are used here. The FGASS command is the electrical value of VDD2 from the FKIC pin and the FGASR command is the VSS electrical value. The Focus Actuator is moved vertically/moving the lense farther from and closer to the Disc). During the input of these commands, FEL1 and 2 forcefully made the VREF electrical value (with the least gain possible), and also the SEL pin becomes "H" level. When the SEL pin = "H", the Observation Signal from the Servo IC, TA8101N, is input in which the ZCL1 side is an FE signal and the ZCL2 side is the SBAD signal. Also, when FGASS and FGASR commands are input, ZCL1 side FE signal will go into Peak Data Hold Mode. The FGASET command determines the Peak Data Decoding Result to set FEL1 and 2. By using FEL1 and 2, the amplitude of FEI is adjusted to about 0.8 Vp-p. At this time the SEL pin will maintain an "H" level where the FKIC pin will maintain HiZ (operation completed) information. The intervals and number of times of FGASS and FGASR commands is set by the CPU and the FGSET command is output once.

BCD	Peak Data	FEL 1	FEL 2
10	10000	0	0
11	10001	0	0
12	10010	0	0
13	10011	0	0
14	10100	0	0
15	10101	0	0
16	10110	0	0
17	10111	. 1	0
18	11000	1	0
19	11001	0	1
1A	11010	0	1
1B	11011	1	1
1C	11100	1	1
1D	11101	1	1
1E	11110	1	1
1F	11111	1	1

 $0: FEL = Hi\,Z \quad 1: FEL = V_{REF}$ Chart 7-5 FE Signal Peak Data Code Chart

CIRCUIT DESCRIPTION

(2) Focus Search System




Diagram 7-22 System Construction Diagram

Correlation Pins: FCSI, FBRK, SEL

Commands: SDSET (80xx), FORST (8Fxx),


STRD (1), FOSET (8Exx) FOCUS (9AF₁ F₉)

F₁: FS Resistor Data

F2: FCOK Resister Data

Command Reception Conditions: LDON(84xx) Command

Set



The Focus Search System detects the cross over point of the laser beam from the Pick-up and the Disc and turns the Focus Servo ON at this point.

The following explains about Focus Search Operations (refer to Page 81, (c) CPU Process Flow Chart of Focus Search Method)

- 1 During Focus OFF (possible with the Laser Diode ON/OFF) the SBAD Data is read by the SDSET command to the internal resister. The Read Level is to be SBOFF.
- 2 Input the FOSET or FORST command and set the FOSI pin to "H" or "L" level.
- 3 With the FCSI Output Pin Level, the direction of current is designated to the Focus Coil, while at the same time the lense starts to move. The FE Signal of ZCL1 starts to change in accordance to the Timing Chart.
- 4 When the FE Signal surpasses the F1 Level, this means the Cross Over Point is near. Here the Focus Servo ON goes into Stand-by. At the same time, FBRK Signal goes from ■ HiZ condition to the opposite level signal output of the FCSI pin output. This FBRK is used as the Brake Signal and at the point of stabilization, the Focus Servo is turned ON.
- 5 Next the Zero Cross Point of the FE Signal is detected. This point is the Cross Over Point so the Servo is turned ON here. Also, FOK is selected after judging whether Focus has been achieved with the SBAD Signal Level.

The above was the Focus Search operations. The following are the internal judgement conditions as to whether Focus has been achieved or not.

Focus ON/OFF Judgement Conditions

Focus OFF → ON Judgement Conditions (Example: during POWER ON)

TNG ≥8 ms:

Judged to be Focus OFF

→ FOK = H

SEL pin: HiZ held

Tok ≥ 24 ms: Judged to be Focus ON

→FOK = H

SEL pin: HiZ held

Focus ON → OFF Judgement Conditions

• TNG ≥ 64 ms: Judge to be Focus OFF

 $FOK = H \rightarrow L$

SEL pin: HiZ → "H" level

Note #1: Tok: I SBAD — SBOFF I ≥ F2 level maintained

period

(SBOFF is the SBAD data during SDSET

command input)

TNG: ISBAD-SBOFF I < F2 level period

Note #2: The system is designed to take the safe side in case of external disturbance in considering Focus ON → OFF or Focus OFF → ON conditions.

CIRCUIT DESCRIPTION

(3) Tracking Gain Adjustment (TGA) System




Diagram 7-24 System Construction Diagram

Correlation Pins: TKIC, TEL1, TEL2, SEL
Commands: TGASS (8Dxx), TGASR (8Cxx).

TGASET (8Bxx)

Write Command (CM-A)

Command Reception Conditions: DMSV (86xx)

Command Set (FOK = To be H → Focus ON)




Diagram 7-25 Timing Chart (3)

By switching the two analog switches (TEL1 and 2) ON/OFF, by fixing the gain from the Tracking Servo Open Loop the Tracking Gain Adjustment System will take the Shock and Defect Detection Selectivity to be done equally (Tracking Error Signal Amplitude is fixed). Also to aquire the Zero Cross Timing of the RF Signal (needed information during Tracking Search) the Slice Level is calculated. The three command used are TGASS, TGASR and TGASET. The TGASS command is the electrical value of VDD2 from the FKIC pin and the TGASR command is the VSS electrical value. This means the Tracking Actuator is moved around internally and externally. During the input of these two commands, TEL1 and 2 are forcefully set to HiZ while the SEL pin is "L" level. When the SEL pin = "L", the Observation Signal from the Servo IC, TA8101N, is input in which the ZCL1 side is a TE signal and the ZCL2 side is the RFRP signal. When TGASS and TGASR commands are input, the TE signal of the ZCL1 side is put into Peak Data Hold Mode and when TGASET command is input, the Peak Data is decoded and set to TEL1 and 2. TEL1 and 2 go on to be used, as shown in the System Construction Diagram (Diagram 7-24), to adjust the TSO amplitude to about 0.8 Vp-p. The intervals and number of times of TGASS and TGASR commands is set by the CPU and the TGASET command is output once.

Note: When the Tracking Gain Adjustment System is run, it is taken for granted that the CLV Servo is in operation when the DMSV command is input.

The reason for this is that during Tracking Gain Adjustment, the RFRP signal is used to observe the Focus condition.

For further information about Tracking Search Operations, refer to Page 81, (d) CPU Process Flow Chart of Focus Search Method.

BCD	Peak Data	TEL 1	TEL 2
10	10000	1	1
11	10001	1	1
12	10010	1	1
13	10011	1	1
14	10100	1	1
15	10101	1	1
16	10110	0	1
17	10111	. 0	1
18	11000	. 1	0
19	11001	1	0
1A	11010	0	0
1B	11011	0	0
1C	11100	0	0
1D	11101	. 0	0
1E	11110	0	0
1F	11111	0	0

0:HiZ 1:VREF

Chart 7-6 TE Signal Peak Hold Data Decode Chart

CIRCUIT DESCRIPTION




Diagram 7-26 SBAD and RFRP Signal Focus ON/OFF Comparison Signal




Diagram 7-27 RFRP Signal Output Waveform during Disc Motor Servo ON (DMSV Command Set)

(4) Tracking Search System




Diagram 7-28 System Construction Diagram

Correlation Pins: TESH, TEOF, TGUL, TGUH, TKIC, FMGU,

FMON, FMFB, SEL

Commands: SETR2 (9F R₅ R₆)

Write Command (CM-C)

PAUSE (ARS N₁)

FEED (BRS N₂) NKIC (CRS N₁)

NKICF (DRS N₁) Write Command (CM-D)

CKIC (ERS $T_0 N_3$) CKICF (FRS $T_0 N_3$)

STRD (1)
Command Reception Conditions: DMSV (86xx) Command

Set

(FOK is to = H → Focus

ON)

Note: Each Command Bit Information

Data	R5	R6	Rs	T0
D3	GUP1	LDCP	BR	_
D2	HYS1	RFRG1	FGC	_
D1	GUP2	RFRG2	TGC	T
D0	HYS2	FMSS	B/F	T

N ₁	Number of Kick Track 8 bits N ₁ Track Kick
	Amount '0 ~ 255)
N ₂	Number of Kick Track 8 bits 64 × N2 Track
	Kick Amount (0 ~ 16320)
N ₁	Number of Kick Track 4 bits N1 Track Kick
	Amount 0 ~ 15)
T	Kick Interval 2 bits during CKIC and CKICF
	(62 ms ~ 495 ms)

CIRCUIT DESCRIPTION

The basic operation of Tracking Search (after Search) are two types, Lense Kick Search (PAUSE, NKIC, NKICF) of the Pick-up and Pick-up Feed Motor Search (FEED). Beside this there is the Continuous Kick Search (CKIC, CKICF) of the Lease Kick that is done periodically.

The six types of search just mention are explained in the following.

1 PAUSE.... With the Feed Motor Send OFF, 0 ~ 255
Track Lense Kick

After the Lense Kick operation is complete, the Feed Motor goes from STOP → PAUSE operation

2 FEED.....Turn ON Feed Motor Send and Search. Send 64 × (0 ~ 255) Tracks

3 NKIC..... With the Feed Motor Send OFF, 0 ~ 255 Track Lense Kick

4 NKICF.....Turn ON Feed Motor Send and NKIC Search

5 CKIC 0 ~ 15 Track Lense Kick for fixed intervals.

→ Fast Forward, Fast Reverse operations

6 CKICF.....Turn ON Feed Motor Send and CKIC

Search.

The Search System uses the count method of the number of tracks. Search commands such as, whether to apply the brake on the Track Lense Kick operation or not, whether the Search Direction should be Forward (FWD) or Backward (BWD), are selected in the 4 bit C3 — C0 of CM-D. For details, refer to Control Command (3) Write Command CM-D.

The basic Tracking Search Operations are shown in the Tracking Search Timing Chart, Examples 1 \sim 8, but for the Correlated Pin Operation, see the following.

SEL Pin:

As soons as search is complete, changes to "L" level, and switched to the TE and RFRP Signals input from TA8101N. As soon as this search is complete, returns level to HiZ. Only in the case that the bit data from HYS2 (see CM-C STR2 for details) in hysterisis operation, the "L" level is held for 2 ~ 3 ms after search completion.

careful

polarity

with

TSO Pin:

During Forward Directional Search, the TE Signal becomes positive (+) polarity thus changing the Error Signal.

During Backward Directional Search, the TE Signal becomes negative (—) polarity thus changing the Error Signal.

ZCL1 Pin:

During search this has a fixed output of VREF/2 (Digital Data = 10000).

ZCL2 Pin:

While= "L" level, the RFRP Signal is output.

TKIC Pin: During PAUSE, NKIC, NKICF commands

is fixed

input:
(a) When in FWD Search, VDD2 output

(b) When in BWD Search, VSS output is fixed

(c) When 8R bit data = 0 in (a) and (b), and when half the designated number of tracks, N₁/2 (When N₁ is an odd number, the Track OFF Point) is traversed, the TKIC pin becomes HiZ.

(d) When BR bit data = 1 in (a) and (b), and when half the designated number of tracks, N₁/2 (When N₁ is an odd number, the Track OFF Point) is traversed, the TKIC pin will output the opposite electrical value (Brake Pulse) and then change to HiZ after search is complete.

During FEED command input: The TKIC pin is HiZ.

TESH Pin:

During Normal Play

Is shorted with the TEOF pin and the Tracking Servo Signal is received

from TA8101N.

During Search
The TESH pin is HiZ.

During Special Play (2 \sim 3 ms period

after completion of search)

When the RFRP signal is smaller than the Slice Level, then HiZ. This means that this pin will have hysteresis characteristics.

TEOF Pin:

During Normal Play

Is shorted with the TESH pin.

During Search

VREF fixed output.

CIRCUIT DESCRIPTION

TGUL/H Pin: During Normal Play and Search

VREF fixed output. (Set to the lower

gain side)

During Special Play

GUP2 bit data = 1 set → HiZ (Gain

Up)

GUP2 bit data = 0 set → VREF fixed

output.

• FMON Pin: During Normal Play ... HiZ

During NKIC and CKIC command input

FMSS bit data = 1 set → HiZ

(The Lense Kick Signal is impressed

on the Feed Motor.)

FMSS bit data = 0 set \rightarrow VREF fixed

output.

(Feed Motor STOP)

During PAUSE command input

After the Lense Kick operation is complete the FMON pin is hold VREF (Feed motor stop) to next (CM-D) Search Command input.

During NKICF, CKICF and FEED Com-

mand input

VREF fixed output.

• FMFB Pin:

During Normal Play ... HiZ

During NKICF, CKICF and FEED command input

- (a) When in FWD Search . . . VDD2 is
- (b) When in BWD Search . . . Vss is fixed.
- (c) When BR bit data = 0 in (a) and (b) (No brake) and the designated number of tracks, N₁ is traversed, the FMFB pin becomes HiZ.
- (d) When BR bit data = 1 in (a) and (b)(with brake) and the designated number of tracks, N₁ is traversed, the FMFB pin will output the opposite electrical value (Brake Pulse) and then change to HiZ after search is complete.
- FMGU Pin: See CM-D Write Command for details.

The above are the details for the Correlation Pins. When concidering the system the most important items will be the gain of the Tracking Servo AMP selection (TGUL/H pin correlation).

Also when using any of the Search Commands and operating the kick in FWD, the TKIC pin will be VDD2.

For this, the polarity signal of the TSO pin will have to be changed from "+" to match that of the Tracking Error Voltage.

CIRCUIT DESCRIPTION

(5) Normal Play Defect/Shock Detection System




Diagram 7-29 System Construction Diagram

Correlation Pins: Commands: TESH, TGUL, TGUH, DFCT, FMGU, SEL SETRO (98 R, R₂), SRCK (99 CK X),

SETRO (98 R₁ R₂). SRCK (99 CK X). DEFECT-I (9B N TN), DEFECT-II (9CM TM), SHOCK (9 DL TL). SETR2 (9F R₂

R_e). NKIC (CRs 00), NKICF (DRs 00)

Command Reception Conditions: DMSV(84xx) Command

Set

(FOK is to be = H →

Focus ON)

Note: Each Command Bit Information (for details see Write Command CM-C and CM-D.)

Data	R1	R2	R5	R6	Rs
D3	ATTC	MCG	GUP1	LDCP	BR
D2	MUTC	FSPS	HYS1	RFRG1	FGC
D1	HOSTP	DIV+	GUP2	RFRG2	TGC
D0	GUPCL	DIZ	HYS2	FMSS	B/F

CK 4 bit data	Tracking	Error	Signal	and
	Through F	Rate Clo	ck	
N. M. L 4 bit data	Defect/Sh	ock De	tection S	ensi
	tivity Leve	el		
TN, TM, TL 4 bit data	Pulse [Delay	Timer	fo
	Defect/Sh	ock Det	ection	

In Normal Play, TC9201BF receives from TA8101N the TE Signal from the ZCL1 pin and the SBAD Signal from ZCL2 the pin. → AD Conversion.

With the input of the CM-D Search Command NKIC(00) or NKICF(00), Normal Play is put into operation. This is 0 Tracking Search.

At this time, the TE and SBAD Signals have already been Through Rate controlled. By comparing the data that has been Through Rate controlled and that that has been not. Defect Detection and CD Player System Shock Detection is executed.

The following explains about the defects, DFCT1 and DFCT2.

- (a) DFCT1 Black Dot at Read Out Side Defect Detec-
- (b) DFCT2 → Interuption in Information Laver Defect

The following explains about Defect and Shock Detection operations.

I) DFCT1 Detection:

In the TE Signal of TC9201BF, when the absolute value of the difference between the TE and TESR (Through Rate Control) Signals surpasses N level (DEFECT-I Command Selection), the Defect Detection Signal, DFCT1, is emitted internally. The DFCT pin is then switched from HiZ to VREF (See Diagram 7-30)

At this time, the SRCK data is set by the SRCK command. It is possible to adjust the Through Rate Clock in 15 stages (about 500 kHz × 0 ~ 15 CK). After the completion of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of TN data. II) DFCT2 Detection:

In the SB Signal, when the absolute value of the difference between the SB and SBSR (Through Rate Control) Signals surpasses M level (DEFECT-II Command Selection), the Defect Detection Signal ,DFCT2, is emitted in the same way as DFCT1.

The DFCT pin is then switched from HiZ to VREF (See Diagram 7-30)

At this time, SRCK is about 2.1 kHz. After the completion of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of TM data.

III) SHOCK Detection

In the TE Signal, when the TESR Signal surpasses the ±L level in reference to VREF (10000 reference level at +2.2 V), a "SHOCK" occurs, at the same time the Shock Detection Pulse is emitted.


In Shock Detection, it is possible to control whether to use the Detection Results or not by switching the GUP1 or HYS1 from 1 or 0 as shown in the Timing Charts in Diagrams 7-31 and 32.

- GUP1: When "1" during Shock Detection in Play, the Tracking Servo is gained up.
- HYS1: When "1" during Shock Detection in Play, the Tracking Signal will have hysterisis characteristics.
- GUPCL: When "1" at the same time a defect is detected, the shock detected is void (DFCT = DFCT1 + DFCT2)
 - Shock Detection Reset, Defect Detection Priority Operation

Make the final decision for the details of items I ~ III using the result of system consideration.

The same goes for the usage of the TGUL, TGUH and DFCT pins.

CIRCUIT DESCRIPTION




Da	ta				
Hexa- decimal	Binary	CK (kHz)	TN (msec)	TM (msec)	TL (msec)
0	0000	-	_	_	_
1	0001	260	0.060	0.060	0.97
2	0010	176	0.121	0.121	1.93
3	0011	132	0.181	0.181	2.90
4	0100	106	0.242	0.242	3.87
5	0101	88.2	0.302	0.302	4.84
6	0110	75.6	0.363	0.363	5.80
7	0111	662	0.423	0.423	6.77
8	1000	58.8	0.484	0.484	7.74
9	1001	52.9	0.544	0.544	8.71
Α	1010	48.1	0.605	0.605	9.67
В	1011	44.1	0.665	0.665	10.64
C	1100	40.7	0.726	0.726	11.61
D	1101	37.8	0.786	0.786	12.58
€	1110	35.3	0.847	0.847	13.54
F	1111	33.1	0.907	0.907	14.51

Note: DEFECT-I and DEFECT-II data are set with the Shock

Chart 7-7 TN, TM, TL, Relation between Data and **Setting Points**


CIRCUIT DESCRIPTION

NKIC(C400) AND NKICF(D400) Search Command Set
GUP1 Bit Data = 1
HYS1 Bit Data = 0
FGC Bit Data = 1
TGC Bit Data = 0



NKIC(C000) AND NKICF(D000) Search Command Set

GUP1 Bit Data = 0 HYS1 Bit Data = 1 FGC Bit Data = 0 TGC Bit Data = 0 Note: In Normal Play Mode, the SEL pin will become "L" level during hysterisis operation (HYS1 bit date = 1)



CIRCUIT DESCRIPTION

• Sub-code Q Receiving (RAM Control) Circuit

S0, S1, SUBQ, and SBOK Signals are transfered from TC9200BF.

In the Sub-code Q Data Receiving Circuit, the Sub-code Sychronizing Signal, S0 and S1, sychronize with the TC9201BF internal RAM Control Circuit to receive the 80 bit Sub-code Q Data into the internal RAM (4 bits \times 20 words \times 2 blocks).

The CPU checks the TC9201BF internal conditions and if Read Enable, the Read Command (STRD) is input. In response to this, TC9201BF sends the 4 bits with 20 words for a total of 80 bits to the CPU through BUS 3 \sim 0. The steps for this operation are explained in the following in reference to the N Block for Sub-code Q Data in the Timing Chart of Diagram 7-32.




Diagram 7-33 Sub-code Q Data Receiving Circuit
Construction

- Synchronized to the RAM Control Circuit in the N Block S0 and S1.
- 2 The Sub-code Q Data that has been synchronized to the trailing edge of PECK (Play Mode 7.35 kHz), is output through the SUBQ pin in serial bit form of 96 bits (80 bits, data + 16 bits, CRCC). Of the 96 bits, only 80 bits are written into the internal RAM.
- 3 Confirm that SBOK is "H" level during (N+1) Block Data Input and set QDRE (Sub-Code Q Data Read Enable) Signal to "L" level (Read Enable). At this time, 4 bits (1 word) of Q data is preset to the internal resistor, and then the DA/CO line is switched to "L" level.
- 4 The CPU confirms whether Sub-code Q is in a Read Enable Condition. Confirmation is done by checking the DA/CO and BUS2 (QDRE Signal Monitor Line) lines in Idle Mode, and the input of the STRD Read Command in those not it Idle Mode and checking each BUS2 (QDRE Signal Monitor Line) lines.
- 5 If QDRE = "L" level then it is possible to read the Q Data into the CPU. The Read Command SQRD is input and 20 words (1 word = 4 bits) or 80 bits will be transfered to the CPU through BUS 3 ~ 0 with the timing shown in Diagram 7-35.




Diagram 7-34 Sub-code Q Data Reception Timing Chart

The above mentions were the steps in transfering of the Subcode Q Data to the CPU.

Also, the internal RAM divides the 80 bits into two blocks, A and B. This is to make it possible to write the Sub-code Q Data from TC9200BF and to read this to the CPU at the same time, individually. In other words, writing to A block

while reading B block and visa versa is switched internally. The QDRE Signal "L" level interval (Read Enable) is about 80 frames (about 10ms). Also when the SQRD command is input, 20 words of Q data are read while QDRE becomes "H" level. While Tracking Search is in operation, the QDRE Signal will not be set (to "L" level).




Diagram 7-35 Sub-code Q Data Read Process Timing

CIRCUIT DESCRIPTION

Data Processor Interface Circuit

1) Control Data (SCDA) Output Circuit

The information needed for internal processing in TC9200BF are serial output from the SCDA pin of TC9201BF. Each information is selected with the input of SETR0 and SETR1 commands, MUT ON/OFF and ATT ON/OFF commands from the CPU. Data output, in reference with the trailing edge of COFS, the Revison Mode Frame Synchronizing Signal, is continuously being transfered to TC9200BF.

Control Data Details

ATT: —12 dB attenuation command ("L" for Attenuation ON)

Control is possible of the ATT ON/OFF with the SETRO command (ATTC)

MUTI: Forceful Muting Command ("L" for Muting

ON)

Control of MUT ON/OFF is possible

MUTC: Internal Muting Control Command ("L" for

Muting STOP)

HOSTP: Correction Operation Stop Command ("L"

for Correction Operation STOP)

Control of MUTC and HOSTP is possible

with the SERTO command.

ESGM, ESGL, WSEG: Control of the Selection Signal of the Frame Synchronizing Signal Compensation Circuit Correlation is possible with the

SETR1 command.




Diagram 7-36 Control Data Output Timing

2) Processer Status Data (SPDA) Input Circuit

Required information is serial input from the SPDA pin for the TC9200BF Status Data.

Each data input, in reference with the trailing edge of COFS, the Revison Mode Frame Synchronizing Signal, is continuously being transfered from TC9200BF.

Only three of the internal data of TC9201BF, FSPS, DIV+ and DIV— are used.

Processer Status Data Details

FSPS: Synchronized Status Flag ("L" for synchro-

nized condition)

DIV+, DIV-: Disc Motor Control Signal

Note: For other data, see TC9200BF Technical Information of Page 40.





Diagram 7-37 Processer Status Data Input Timing

• CPU PROCESS FLOW CHART


CPU Processing during POWER ON (Command Input Example)



For Data Set, Focus Gain Adjustment, Focus Search and Tracking Gain Methods details see (a) ~ (b).

CIRCUIT DESCRIPTION

(a) Data Set Method (internal resister set example)




ATTC	MUTC	HOST	p :	GUPCL	1	MCG	-	FSPS	1	DIV+	-	DIV-
1	1	1		0		0		0		0		0

SRCL Resister = 8 set
FS Resister = 5 set, FCOK Resister = 3 set
N Resister = 7 set, TN Resister = 4 set
M Resister = 4 set, TM Resister = 3 set
L Resister = 7 set, TL Resister = 4 set

1	APCG	1 /	PCG	2	WSEG	ESGL	ESGM	1	1	DMG
1	0	- (0	- 1	1	1	0	1	1	0

GUP 1	HYS 1	GUP 2	HYS 2	LDCP	RFRG	1	RFRG 2	FMSS
1	0	1	1	0	. 1	-	1	0

(b) Focus Gain Adjustment Method



Set SBAD data to internal resister during Focus OFF (Information needed to judge Focus ON)

Turn Laser Diode ON

FKIC Output Pin is "H"

Focus Actuator Drive


FKIC Output Pin is "L"

Focus Actuator Drive


Decode the Peak Hold Data of the Focus Error Signal to set FEL1 and 2

CIRCUIT DESCRIPTION


(c)/ Focus Search Method



(d) Tracking Gain Adjustment Method



2)/ Stop Key Process




3) Processing for malfunctions

.

(Example 1) LD turned OFF with LD OFF Command.
This command stops the Disc Motor.

(Example 2) When the FOK switches to "L" (Focus OFF Condition) in Play, the Disc Motor is stopped.

Play REOPEN Method




DP-3010

CIRCUIT DESCRIPTION

8. Digital Filter PD0036(X32-1400-10:IC10)

8-1. Functional Explanation




- input Data
 Two complements, MSB First
- Output Data
 Two complements, MSB First


TTL Compatible

Jitter Free

8-2. PIN CONFIGURATION



8-3. BLOCK DIAGRAM




CIRCUIT DESCRIPTION

8-4. FILTER CHARACTERISTICS

Eight times Over Sampling Filter 176.4kHz Frequency 0 ~


CHARACTERISTIC ITEM	PERFORMANCE
Pass Band	0 ~ 20 kHz
Stop Band	more than 24.1 kHz
Pass Band Ripple	within -0.02 ±0.01 dB
Stop Band Attenuation	more than 65 dB

Sampling Frequency fs = 44.1 kHz




CIRCUIT DESCRIPTION

8-5. INPUT/OUTPUT TIMING INPUT TIMING




9. D/A Converter PCM56P-L-1 (X32-1400-10: IC13, 14)

9-1. Pin Configuration and Block Diagram



OUTPUT TIMING



9.2. Pin Configurations

Pin number	Pin name	Function
1	Vcc	Analog Negative Power
2	DIG GND	Digital Ground
3	-VL	Logic Positive Power
4	NC	No Connection
5	CK	Clock Input
6	LED	Latch Enable Control input
7	DATA	Data Input
8	-VL	Logic Negative Power
9	Vou⊤	Voltage Output
10	RF	Feedback Resister
11	\$.J	Summing Junction CP AMP input)
12	AND GND	Analog Ground
13	lou*	Current Output
14	MSB ADJ	MSB Adjustment
15	V POT	Potentiometer
16	+Vcc	Analog Positive Power

JAPAN MADE

MECHANISM DESCRIPTION JAPAN MADE

MECHANISM OPERATION EXPLANATION

Diagram 1 shows the Mechanism Positions in STOP condition

The following will explain the OPEN/CLOSE operations during Disc Loading and Vertical operation of the Pick-up Chasis.

Note #1) In the operation explanation OPEN and CLOSE movement are shown as white and black arrows. See the following:

Black Arrow: Tray will open in this direction (Tray OPEN)

White Arrow: Tray will close in this direction (Tray CLOSE)

Note #2) The numbers in the parenthesis after the part names in the following are the reference numbers in the Service Manual.




Diagram 1 Tray CLOSE Position

MECHANISM DESCRIPTION JAPAN MADE

1. OPEN/CLOSE Operation of Tray

The DC Motor (1) turns the gear (2) that moves the tray in OPEN/CLOSE (3).

OPEN/CLOSE is stopped when the latch on the gear turns the rotary switch (4).





Diagram 2 Tray OPEN/CLOSE Operations

2. Vertical Movement of the Pick-up Chasis

Moving together with OPEN/CLOSE, the gear () turn to move the slider (). The slide thus moves the Pick-up Chasis in the slots as shown in ().







図3 ピックアップシャーシの上下動作

3. Gear Setting Position

With the Pick-up Chasis is the lower position, set the gear to the position shown in (A).



MECHANISM DESCRIPTION

JAPAN MADE

Diagram 4 Gear Setting Position

MECHANISM DESCRIPTION SINGAPORE MADE

Mechanism Operation Description

Fig. 1 shows the relationship of mechanisms in the STOP mode. The OPEN/CLOSE operation of the mechanism and the UP/DOWN operation of the pickup chassis when loading the disc are described below.

Note 1: The black arrow (OPEN) and the white arrow (CLOSE) in the operation description have the following

Black arrow (OPEN): Tray opening direction

(Tray OPEN)

White arrow (CLOSE): Tray closing direction (Tray CLOSE)

Note 2: Figures in the bracket () in the operation description or accompanied with the part name in the diagram show the reference numbers in the Exploded View.




Fig. 1 Tray closed status

MECHANISM DESCRIPTION SINGAPORE MADE

1. Tray OPEN/CLOSE Operation

By the rotation of the DC motor (1), the drive gear (2) is rotated to provide the tray OPEN/CLOSE operation (3).

The tray OPEN/CLOSE operation stops when the protrusion of the drive gear comes into contact with the leaf switch (4).




Fig. 2 Tray OPEN/CLOSE operation

2. Pickup Chassis UP/DOWN Movement

The control cam attached coaxially with the drive gear rotates in response to the tray OPEN/CLOSE operation (). By this rotation, the protrusion of the pickup chassis moves along the groove of the control cam () so that the pickup chassis moves UP and DOWN correspondingly ().

When the pickup chassis ascends fully by the rotation of the control cam in the UP (CLOSE) direction ($\textcircled{\textbf{B}}$), the pickup chassis is locked by the lever ($\textcircled{\textbf{9}}$).

When the control cam rotates in the DOWN (OPEN) direction (10), the pickup chassis is unlocked (11).




Fig. 3 Pickup chassis UP/DOWN movement

No.	ITEM	INPUT SETTINGS	OUTPUT SETTINGS	PLAYER SETTING	ALIGNMENT POINTS	ADJUSTMENT METHOD	DIA- GRAM
1	Laser Power	-	Place the sensor of the Light Power Meter on the Pick-up Lense	POWER ON while shorting the Test pin to put into Test Mode. Press the Manual S. Key ▶ to move the Pick-up to the periphery. Press the CHECK key to confirm the LD is in operation. Confirm that 03 is displayed.		With the power of $0.1-0.3$ mV, the Pick-up is "OK" if the RF revel is more than 1.0 Vp-p and TE (Servo OPEN) is more than 0.5 Vp-p in the correct diffraction grid	(a)
2	Tracking Coil DC Offset	_	Connect a DC Voltmeter or an Oscilloscope to both pins of CN6.	Press STOP key. Confirm that the display shows 01.	TRACKING COIL DC OFFSET VR6 (X32-1400)	0±10 mV	(b)
3	Tracking Error Balance	TEST DISC TYPE 4	Connect an oscilloscope to CH1:RF (X32-1400:CN2-1) and CH2:TE (X32-1400:CN3-3). Note that the GND of the oscilloscope is to be connected to GN3-1 (Vaer).	Press REPEAT and OPEN Tray. Set Disc and push tray in to CLOSE by hand. Press CHECK key and confirm that the display reads 03.	TE·BALANCE VR1 (X32-1400)	Vertically Symmetrical or DC $= 0 \pm 0.05 \text{V}$	(c)
4	Focus Error Balance	TEST DISC TYPE 4	Connect an assilloscope to CH1:RF (X32-1400:CN2-1) and CH2:TE (X32-1400:CN3-3). Note that the GND of the oscilloscope is to be connected to CN3-1 (VREF).	Press PLAY key and confirm that 05 is displayed.	FE-BALANCE VR4 (X32-1400)	Best Eye Pattern	(6)
5	Focus Gain	TEST DISC TYPE 4 Pass a 1.4 kHz 0.5 Vrms signal through Pin 2 of CN4(X32-1400)	Connect a LPF to Pin 1 of CN4. Connect this to an oscilloscope or an AC Voltmeter (X32-1400).	Press PLAY key and confirm that 05 is displayed.	FOCUS GAIN VR3 (X32-1400)	50 mVrms	(e
6	Tracking Gain	TEST DISC TYPE 4 Pass a 1.4 kHz 0.5 Vrms signal through Pin 2 of CN4 (X32-1400).	Connect a LPF to Pin 5 of CN4. Connect this to an oscilloscope or an AC Voltmeter (X32-1400).	Press PLAY key and confirm that 05 is displayed.	TRACKING GAIN VR2 (X32-1400)	50 mVrms	(e

Note: Type 4 Disc → SONY · YEDS-18 Test Disc or the equivalent.

REGLAGE

N°	SUJET	REGLAGES D'ENTREE	REGLAGES DE SORTIE	REGLAGE DU LECTEUR	POINTS D' ALIGNEMENT	METHODE O'AJUSTEMENT	DIA- GRAMME
1	Puissance laser	-	Placer le détecteur du compteur de puissance lumineuse sur la lentille du capteur.	Fournir l'alimentation tout en court-circuitant la broche test pour entrer en mode test. Presser la touche Manual S. >>> pour déplacer le capteur jusqu'à la périphère. Presser la touche CHECK pour s'assurer que LD Ionctionne. S'assurer que 03 est affiché.	_	Avec la puissance 0,1 — 0,3 mV, le capteur est bon si le niveau HF est supérieur à 1,0 Vc-c et TE (servo ouvert) est supérieur à 0,5 Vc-c dans le réseau de diffraction correct.	(a)
2	Décalage CC de bobine d'alignement	_	Raccorder un voltmètre CC ou un oscilloscope aux deux broches de CN6.	Presser la touche STOP. S'assurer que l'affichage indique 01.	VR6 DE DECALAGE CC DE BOBINE D'ALIGNEMENT (X32-1400)	0 ± 10 mV	(b)
3	Balance d'erreur d'alignement	DISQUE TEST DE TYPE 4	Raccorder un oscilloscope à CH1: RF (X32-1400: CN2-1) et CH2: TE (X32-1400: CN3-3). Remarquer que GND de l'oscilloscope doit être raccordé à CN3-1 (VREF).	Presser REPEAT et ouvrir le tiroir. Placer le disque et pousser le tiroir à la main pour le fermer. Presser la touche CHECK et s'assurer que l'affichage indique 03.	VR1 de TE-BALANCE (X32-1400)	Symétrique verticalement ou CC=0±0,05 V	(c)
4	Balance d'erreur de mise au point	DISQUE TEST DE TYPE 4	Raccorder un oscilloscope à CH1: RF (X32-1400: CN2-1) et CH2: TE (X32-1400: CN3-3). Remarquer que GND de l'oscilloscope doit être raccordé à CN3-1 (VREF).	Presser la touche PLAY et s'assurer que 05 est affiché.	VR4 de FE-BALANCE (X32-1400)	Meilleure forme	(d)
5	Gain de mise au point	DISQUE TEST DE TYPE 4 Passer un signal de 1,4 kHz 0,5 Vrms par la broche 2 de CN4 (X32-1400)	Raccorder un FPB à la broche 1 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400)	Presser la touche PLAY et s'assurer que 05 est affiché.	VR3 de GAIN DE MISE AU POINT (X32-1400)	50 mVrms	(e)
6	Gain d'alignement	DISQUE TEST DE TYPE 4 Passer un signal de 1,4 kHz 0.5 Vrms par la broche 2 de CN4 (X32-1400)	Raccorder un FPB à la broche 5 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400)	Presser la touche PLAY et s'assurer que 05 est affiché.	VR2 de GAIN D'ALIGNEMENT (X32-1400)	50 mVrms	(e)


Remarque: Disque de type 4 — Disque test SONY YEDS-18 ou équivalent.

ABGLEICH


Nr.	GEGENSTAND	EINGANGS- EINSTELLUNGEN	AUSGANGS- EINSTELLUNGEN	SPIELER- EINSTELLUNG	ABGLEICH- PUNKTE	EINSTELLMETHODE	DIA- GRAMI
1	Laser-Leistung	-	Den Sensor des Lichtleistungsmeters auf die Abtasterlinse setzen.	Die Spannungs- versorgung einschalten, während der Teststift kurzgeschlossen wird, um den Testmodus zu aktivieren. Die Taste Manual S. (>>) drücken, um den Ablaster nach außen zu bewegen. Die CHECK-Taste drücken, um sicherzustellen, daß der LD in Betrieb ist. Sicherstellen, daß 03 angezeigt wird.	_	Bei einer Leistung von 0.1 — 0.3 mV ist der Abtaster in Ordnung, wenn der HF-Pegel mehr als 1.0 Vs-s und TE (Servo offen; mehr als 0.5 Vs-s im richtigen Beugungsgitter beträgt.	(a)
2	Spurhaltespulen- Gleichstrom- Versatz		Ein Gleichstrom- Voltmeter oder ein Oszilloskop an beide Stifte von CN6 anschließen.	Die STOP-Taste drücken. Sicherstellen, daß 01 angezeigt wird.	SPURHALTE- SPULEN- GLEICHSTROM- VERSATZ VR6 (X32-1400)	0 ± 10 mV	(b)
3	Spurhaltefehler- Balance	TESTOISC TYP 4	Ein Oszilloskop an CH1: RF (X32-1400: CN2-1) und CH2: TE (X32-1400: CN3-3) anschließen. GND des Oszilloskops muß an CN3-1 (VARE) angeschlossen werden.	REPEAT drücken und Discträger öffnen. Die Disc einsetzen und den Discträger mit der Hand schließen. Die CHECK-Taste drücken und sicherstellen, daß 03 angezeigt wird.	TE-BALANCE VR1 (X32-1400)	Vertikal symmetrisch ocer Gleichstrom $=0\pm0.05\mathrm{V}$	(c)
4	Fokusfehler- Balance	TESTDISC TYP 4	Ein Osziłloskop an CH1: RF (X32-1400: CN2-1) und CH2: TE (X32-1400: CN3-3) anschließen. GND des Osziłloskops muß an CN3-1 (VAEF) angeschlossen werden.	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	FE-BALANCE VR4 (X32-1400)	bestes Augenmuster	(d)
5	Fokus- verstärkung	TESTDISK TYP 4 Ein Signal von 1,4 kHz, 0,5 Vrms durch Stift 2 von CN4 (X32-1400) senden.	Ein TPF an Stift 1 von CN4 anschließen. Dieses mit einem Oszilloskop oder Wechselstrom- Voltmeter verbinden (X32-1400).	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	FOKUS- VERSTÄRKUNG VR3 (X32-1400)	50 mVrms	(e)
6	Spurhalte- verstärkung	TESTDISC TYP 4 Ein Signal von 1,4 kHz, 0,5 Vrms durch Stift 2 von CN4 (X32-1400) senden.	Ein TPF an Stift 5 von CN4 anschließen. Dieses mit einem Oszilloskop oder Wechselstrom- Voltmeter verbinden (X32-1400).	Die PLAT-Taste drücken und sicherstellen, daß 05 angezeigt wird.	SPURHALTE- VERSTÄRKUNG VR2 (X32-1400)	50 mVrms	(e)

ADJUSTMENT/REGLAGE/ABGLEICH


(a) Laser Power




(e) Focus Gain, Tracking Gain



ADJUSTMENT






- The RF and T. Error Signals during Test Mode (Focus ON)
- There is a "bump" in the T. Error when the RF Trigger
 Point is shown in the picture when the Sub- and Main
 Beams are in the same bit on a track in tracing during Diffraction Grid Adjustment.

(Picture 3) (2µsec/div)

ADJUSTMENT




- The RF and E. Spot Signals during Test Mode (Play).
- When the Diffraction Grid is correctly adjusted, the E. Spot trigger (bump) can be confirmed about 12 usec after the RF Signal.

(Picture 4)

CH2 E.Spot 0.1V/div

AC Coupling only in CH2

(c) Tracking Error Balance Adjustment



- The RF and T. Error Signals during Test Mode (Focus) ON) (Test Disc Type: 4)
- . T. Error is adjusted so that the symmetry is centered at O V (Tracking Balance).

(Picture 5)


(20msec/div)


(d) Focus Error Balance Adjustment

RF Signal (Picture 6) (0.5µsec/div)

- RF Signal during Test Mode (Play)
- Should be adjusted so that each center cross point will be a point, and so that points that cross above and below are clear, as shown in the picture.


(Picture 6)





PC BOARD (Foil Side View) C) Tracking Error Balance: Vertically Symmetrical or DC: 0 ±0 05 V (b) Tracking Coil DC Offset: 0 ±10 mV CLOSE / OPEN 80 18 10 ((d) Focus Error Balance: Best Eye Pattern SP M2 X32=140X=XX A/5 J25=6165-01 LIMIT SYSTEM AMP J:28 0 \bigcirc J25-6034-02 C67 0 w, Q | 0 75 R48 C32 R47 iC R47 iC R49 R54 R53 C33 6 R51 0 \$ 0 E 0 0 \bigcirc 850 860 \boxtimes 0 X32 D/5 X32 E/5

105





X29-1900-00


Ref.	No.	A . L . L
IC	Q	Address
	1	
	2	İ
	3	
	4	
	5	
1	i	

X32-1400-10

	-140	0-10
Ref.		- Address
IC	Q	
	1	2W
	2	3W
	3	3Y
	4	5W
	5	5W
	6	4W
	7	4X
	8	4X
	9	2X
	10	
	11	5Y
	12 13 14	5Y 5V
	13	5V
	14	6Z
	15	5Y
	16	5Y
	17	6Y
	18	64
	19	6Z
	20	6Y
	21	6Z
	22	6Z
1		3W
2		4W
3		4Y
4		4Z
5		3Z
6		5X
7		6X
8		2V
9		4AA
10		4Z
11		4Y
11 12		6Z
13		5Z
14		5Y
15		6Z
16		5Y
17		3AB
18		2AA








CAUTION: For continued safety, replace safety critical components only with manufacturer's recommended parts (refer to parts list). A indicates safety critical components. To reduce the risk of electric shock, leakage-current or resistance measurements shall be carried out (exposed parts are acceptably insulated from the supply circuit) before the appliance is returned to the customer.

DC voltages are as measured with a high impedance voltmeter. Values may vary slightly due to variations between individual instruments or/and units.

Les tensions c.c. doivent être mesurées avec un voltmètre à haute impédance. Les valeurs peuvent différer légèrement du fait des variations inhérentes aux appareils et aux instruments de mesure individuels.


Die angegebenen Gleichspannungswerte wurden mit einem hochohmigen Spannungsmesser gemessen. Dabei schwanken die Meßwerte aufgrund von Unterschieden zwischen einzelnen Instrumenten oder Geräten u. U. geringfügig.

0.00 4400	541	131 - 17 22	22 22 41
(X32-1400-0		101~17,22,	
IC1	:TA8101N		:HSS104 or ISS133
IC2	:NJM2058D	D18~21, 26	
IC3	:TC9201BF	024, 25, 28	: HZS5.6 N(B2)
IC4	:TC9200BF		or RD5.6ES(B2)
IC5	:HM6116ASP-15	D27	: HZS30N(B2)
	or LC3518BSL-15		or RD3OES(B2)
IC6~8,12	:NJM4558D	D29	: HZS5.1 N(B2)
IC9	:TC74HC02AP		or RD5.1ES(B2)
IC10	:PD0036	D30~32	: HZS3.2 N(B2)
IC11	:TC74HC74AP		or RD8.2ES(B2)
IC13.14	:PCM56P-L-1		
IC15, 16	:NJM4565D		
IC17	: μPD7521ZACW-099	9	
IC18	:M5218P		•
Q1,10	:DTA124EN		
Q2, 9	:DTC124EN		
Q4, 7	:2SC3940A		
Q5	: 2SB772(Q, P)		
Q6	:STA341M		
C8	:2SA1534A		
Q11	:2SD1944		
Q12, 13, 15	:2SA954(L, K)		
Q14	: 2SK246(Y, GR)		
Q16	:2\$C2003(L, K)		
Q18, 18	: 2SC1740S(Q, R)		
	or 2SC945(A)(Q, P)		
Q19~22	: 2SC2878(B)		







EXPLODED VIEW (MECHANISM)



EXPLODED VIEW (MECHANISM)



EXPLODED VIEW (UNIT)



10 M

4 3 k y

PARTS LIST

* New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert.

and the second

Ref. No. Address N			Parts No.	Description	Desti- nation	Re- mark
参照者号	位置	Parts \$1	部品番号	部品名/規格		備考
				P-3010		
201 201 201 202 203	1F 1F 1F 3E 2E		A01-1749-01 A01-1758-01 A01-1758-01 A01-1758-01 A20-5781-02 A29-0146-03	METALLIC CABINET METALLIC CABINET METALLIC CABINET PANEL PANEL (TRAY)		FS
04 05 30	18 18 28		A70-0270-05 A09-0078-08 A22-1090-03	REMOTE CONTROLLER ASSY BATTERY COVER(REMOTE CONTROL) SUB PANEL ASSY		
233	2C 2E		B43-0287-04 B03-2527-14 B46-0092-03 B46-0094-03 B46-0095-03	KENWOOD BADGE DRESSING PLATE WARRANTY CARD WARRANTY CARD WARRANTY CARD	K UUE UUE	J
			B46-0096-13 B46-0121-03 B46-0122-13 B46-0139-03 B46-0143-03	WARRANTY CARD WARRANTY CARD WARRANTY CARD WARRANTY CARD WARRANTY CARD	X P E	J
			B50-9502-00 B50-9503-00 B50-9504-00 B50-9505-00 B50-9555-00	INSTRUCTION MANUAL (ENGLISH) INSTRUCTION MANUAL (FRENCH) INSTRUCTION MANUAL (S,A,C) INSTRUCTION MANUAL (G,D,I) INSTRUCTION MANUAL (GNGLISH)	PME M E	J
•			B50-9556-00 B50-9558-00 B50-9743-00 B50-9744-00 B50-9745-00	INSTRUCTION MANUAL (FRENCH) INSTRUCTION MANUAL (G,D,I) INSTRUCTION MANUAL (FRENCE) INSTRUCTION MANUAL (FRENCE) INSTRUCTION MANUAL (G,D,I)	E	000111111111111111111111111111111111111
			B58-0223-04 B58-0513-04	CAUTION CARD (PRE-SET 120V) CAUTION CARD (PRESET220-240)	U UE]
.07	16		D21-1540-03	EXTENSION SHAFT		
211 212 212 213	18 18 18 18		E30-0505-05 E30-1392-05 E30-1392-05 E30-1392-05 E30-2275-05	AUDIO CORD CORD WITH PLUG CORD WITH PLUG CORD WITH PLUG AC POWER CORD	K KPUM UEX X	3
13 13 13 13	1F 1F 1F 1F		E30-2276-05 E30-2277-05 E30-2277-05 E30-2284-05 E30-2423-05	AC POWER CORD	T E UM <u>UE</u> K	F
13 37	1F 2F		E30-2423-05 E31-7045-05	AC POWER CORD WIRING HARNESS	KP	3
		* *	H01-8453-04 H01-8478-04 H01-8567-04 H10-3801-12 H10-3802-12	ITEM CARTON CASE ITEM CARTON CASE ITEM CARTON CASE ITEM CARTON CASE POLYSTYRENE FOAMED FIXTURE POLYSTYPENE FOAMED FIXTURE		15 E
• 1.			H10-3817-02 H10-3818-02 H10-3851-02	POLYSTYRENE FOAMED FIXTURE POLYSTYRENE FOAMED FIXTURE POLYSTYRENE FOAMED FIXTURE	Α.	51 51 61

E: Scandinavia & Europe K: USA

UE : AAFES(Europe) X: Australia

P: Canada

U: PX(Far East, Hawaii) T: England M: Other Areas

J: Japan made S: Singapore made

F: France made

▲ indicates safety critical components.

PARTS LIST

× New Parts

1 · 1

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert.

Ref. No. 参照者号		New Parts	Parts No. 新品香号	Description 部 品 名 / 規 格	nation	Re- mark 備考
-		*	H10-3852-C2 H20-0554-04 H21-0264-C4 H21-0264-04 H25-0232-04	POLYSTYRENE FOAMED FIXTURE PROTECTION COVER PROTECTION SHEET PROTECTION SHEET PROTECTION BAG (235X350X0.03)	M	F. J.S.F
-			H25-0330-04 H25-0330-04 H25-0330-04 H25-0330-04	PROTECTION BAG PROTECTION BAG PROTECTION BAG PROTECTION BAG	KPU <u>UB</u> X TE	SFJ
156 214 215 217 218	3E,3F 1F 2F 1F		J11-0134-05 J02-1034-05 J11-0129-05 J19-0515-05 J19-0581-05	WIRE CLAMPER FOOT WIRE CLAMPER UNIT HOLDER UNIT HOLDER		F
219 220 221 221 221	3: 2F 3F 3F		J19-2536-05 J19-3180-05 J42-0083-05 J42-0083-05 J42-0083-05	UNIT HOLDER UNIT HOLDER POWER CORD BUSHING POWER CORD BUSHING POWER CORD BUSHING	кр	512.5
221 221	3F 3F		J42-0166-05 J42-0166-05 J61-0081-05	POWER CORD BUSHING POWER CORD BUSHING WIRE BAND	UM <u>UE</u> XT E	J
222 225	2E 3E		K27-1965-04 K29-3632-04	KNOB (BUTTON/POWER)		
226 226 226 226 226 226	2F 2F 2F 2F 2F 2F	tion) illin the second	L01-8661-05 L01-8661-05 L01-8662-05 L01-8662-05 L01-8662-05	POWER TRANSFORMER POWER TRANSFORMER POWER TRANSFORMER POWER TRANSFORMER POWER TRANSFORMER	K KP TE XTE	or During
226	2F		L01-8664-05	POWER TRANSFORMER	UMUE	:
P Q R S			N09-1898-15 N89-3008-45 N89-3006-46 N89-3008-46	MACHINE SCREW BINDING HEAD TAPTITE SCREW BINDING HEAD TAPTITE SCREW BINDING HEAD TAPTITE SCREW		F
				(X29-1990-00)		,
C1 -3 C4 ,5 C6 C7			CE04KW1V100M CE04KW1C470M CE04KW1A101M CC45FSL1H101J	ELECTR0 10UF 35WV ELECTR0 47UF 16WV ELECTR0 100UF 10WV CERAMIC 100PF J		
L1			L40-1001-17	SMALL FIXED INDUCTOR(10UH,K)		
T			N87-2606-46	BRAZIER HEAD TAPTITE SCREW		
D1 D1 D2 ,3 D2 ,3			HZS5.6N(B2) RD5.6ES(B2) HSS104 1SS133 M5223P	ZENER DIODE ZENER DIODE DIODE DIODE IC(OP AMP X2)		hein
Q1 Q2 Q3 -5 Q3 -5	en de Ares	T.	2SC3246 2SC1740S(Q,R) 2SC745(A)(Q,P) 2SA733(A)(Q,P) 2SA933S(Q,R)	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	111	w

E: Scandinavia & Europe K: USA

UE : AAFES(Europe) X: Australia

P: Canada

U: PX(Far East, Hawaii) T: England . M: Other Areas

J: Japan made S: Singapore made F: France made

* New Parts

PARTS LIST

and the program of the state of the state of the

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Perte		arta			Description	3.00	Desti- nation	Re- mark
* # # 5	位 里 CD PLA	YE	W B	(X3	- 3	10: K, P, 0-2	満名と集 1:U M UE /	株 (g)		#4
C1 C2 ,3 C4 C5 C6			CE04K CC45F CC45F CK45F CC45F	W1A4 SL1H SL1H F1H1	70M 330J 020C 03Z	ELECTRO CERAMIC CERAMIC CERAMIC CERAMIC	47UF 33PF 2.0PF 0.010UF 18PF	10WV J C 2		
C7 ,8 C9 ,10 C11 C12 C13			CK45F CC45F CC45F CF92F C90-1	SLIH SLIH VIHI	470J 221J 02J	CERAMIC CERAMIC CERAMIC MF NP-BLEC	0.010UF 47PF 220PF 1000PF 0.33UF	Z 50WV	10.00	
C14 C14 C15 C15			CF92F CF92F CF92F CE04K C90-1	V1H4 V1H4 W1A4	74J 74J 70M	MF MF MF ELECTRO NP-ELEC	0.18UF 0.47UF 0.47UF 47UF 22UF	10WV 10WV		JSFJS
C15 C16 C17 ,18 C19 C20			C90-1 CC45F CK45F CE04K CE04K	SL1H B1H4 W1A1	101J 71K 01M	NP-ELEC CERAMIC CERAMIC ELECTRO ELECTRO	22UF 100PF 470PF 100UF 330UF	10WV K 10WV 6.3WV		7
C22 C23 C24 C25 ,26 C28			CK45F CE04K CK45F CE04K CF92F	W1A1 F1H1 W1A1	01M 03Z 01M	CERAMIC ELECTRO CERAMIC ELECTRO MF	0.010UF 100UF 0.010UF 100UF 4700PF	Z 10WV Z 10WV		
C29 C30 C31 C32 C34 ,35			CF92F CF92F C90-1 CF92F CK45F	V1H1 352- V1H1	52J 05 84J	MF MF NP-ELEC MF CERAMIC	1200PF 1500PF 4.7UF 0.18UF 0.010UF	J J 25₩V J Z		
037 038 040 041 042			C90-1: CF92F CK45F! CF92F CC45F:	/1H2: /1H1 /1H5	23J 03Z 62J	NP-ELEC MF CERAMIC MF CERAMIC	22UF 0.022UF 0.010UF 5600PF 100PF	10WV J Z J		
243 ,44 245 246 247 ,48			CK45F1 CE04K1 CE04K1 CC45F0 CC04K1	V1V10 V1C2: CH1H:	00M 20M 330J	CERAMIC ELECTRO ELECTRO CERAMIC ELECTRO	0.010UF 10UF 22UF 33PF 100UF	Z 35WV 16WV J 10WV		
050 ,51 050 ,51 050 ,51 052 ,53 054 ,55			CEO4KI CK45FE CK45FE CK45FE	1H10 1H10 1H10	03Z 03Z 03Z	ELECTRO CERAMIC CERAMIC CERAMIC CERAMIC	100UF 0.010UF 0.010UF 0.010UF 1000PF	10WV 2 Z Z Z K		J S F
56 56 57 -62 63			CK45FF CK45FF CK45FF CK45FF CEO4KW	1H10 1H22 1H10	32 232 32	CERAMIC CERAMIC CERAMIC CERAMIC ELECTRO	0.010UF 0.010UF 0.022UF 0.010UF 3300UF	Z Z Z Z 16WV		547
64 65 65			CEO4KW CEO4KW	1A47	70M	ELECTRO ELECTRO ELECTRO	2200UF 47UF 47UF	16WV 10WV 16WV		F

E: Scandinavia & Europe K: USA U: PX(Far East, Hawaii) T: England

UE : AAFES(Europe) X: Australia

P: Canada M: Other Areas

J: Japan made S: Singapore made F: France made

1 - 1

▲ indicates safety critical components.

* New Parts

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert.

Ref. No.	Address New Part 位置新	4		escription 名》規	# * *	Desti- nation 仕 前	Re- marks 信号
C65 C66 ,67 C68 C69 C70	-	CE04LW1A470M CK45FF1H103Z CE04KW0J471M CE04KW1A101M CE04KW1H470M	ELECTRO CERAMIC ELECTRO ELECTRO ELECTRO	47UF 0.010UF 470UF 100UF 47UF	10WV Z 6.3WV 10WV 50WV		s
C71 C72 C73 ,74 C75 C76		CK45FF1H103Z CE04KW1V100M CK45FF1H103Z CE04KW1A101M CK45FF1H103Z	CERAMIC ELECTRO CERAMIC ELECTRO CERAMIC	0.010UF 10UF 0.010UF 100UF 0.010UF	Z 35WV Z 10WV Z		
C77 C78 C79 C80 C91 ,92		CE04KW1A101M CK45FF1H103Z CF92FV1H103J CF92FV1H473J CF92FV1H121K	ELECTRO CERAMIC MF MF MF	100UF 0.010UF 0.010UF 0.047UF 120PF	10WV 2 J J K		
C93 ,94 C95 ,96 C97 ,98 C99 ,100 C105,106		CF92FV1H512J CF92FV1H682J CF92FV1H102J CF92FV1H393J CE04KW1V100M	MF MF MF ELECTRO	5100PF 6800PF 1000PF 0.039UF 10UF	J J J 35WV		
C107,108 C107,108 C107,108 C109,110 C111		CF92FV1H331K CK45FB1H331K CK45FB1H331K CE04KW1E330M CE04KW1A101M	MF CERAMIC CERAMIC ELECTRO ELECTRO	330PF 330PF 330PF 33UF 100UF	K K K 25₩V 10₩V		J S F
C112,113 C121,122 C121,122 C121,122 C121,122		CK45FF1H103Z CE04KW1H0R1M CE04KW1V100M CE04LW1V100M CE04KW1C220M	CERAMIC ELECTRO ELECTRO ELECTRO ELECTRO	0.010UF 0.1UF 10UF 10UF 22UF	Z 50WV 35WV 35WV 16WV		JESE
C123,124 C123,124 C125,126 C127,128 C129,130		CE04KW1H2R2M CE04LW1C220M CK45FB1H331K CK45FF1H472Z CK45FF1H103Z	ELECTRO ELECTRO CERAMIC CERAMIC CERAMIC	2.2UF 22UF 330PF 4700PF 0.010UF	50WV 16WV K Z Z		JS
C131 C131 C131 C131 C131		C91-0647-05 C91-0971-05 C91-0971-05 C91-0971-05 C91-0971-05	CERAMIC FILM FILM FILM FILM	0.01UF 0.01UF 0.01UF 0.01UF 0.01UF	P 250WV 250WV 250WV 250WV	XTE KPUM <u>UE</u>	JSFJJ
C132,133		C91-0971-05	FILM	0.01UF	250WV		
CN8 CN9 J201 J202 J203	2F 3F	E10-2211-05 E10-2212-05 E13-0244-05 E11-0164-05 E11-0162-05	FLAT CABLE C FLAT CABLE C PHONO JACK MINIATURE PH PHONE JACK	ONNECTOR	(3P)		
-		F29-0072-05	INSULATING C	OVER		XTE	J
- - -		J11-0098-05 J21-5159-04 J21-5159-04 J21-5159-04	WIRE CLAMPER MOUNTING HAR MOUNTING HAR MOUNTING HAR	RDWARE RDWARE		TS XTE	5 F J
L1 .2 L3		L40-1011-17 L40-1011-17	SMALL FIXED				s

E: Scandinavia & Europe K: USA U: PX(Far East, Hawaii) T: England M: Other Areas UE : AAFES(Europe) X: Australia

P: Canada

J: Japan made S: Singapore made

1 . . .

s 1 1 4

× New Parts

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

A LE Y

Ref. No. 参照番号	Address 位 版	New Parts	Parts No. 部品書号	Description 部 品 名 / 規 格	nation	Re- mark 備考
L3 L4 L5 X1 X2			L40-1011-17 L40-1011-17 L79-0785-05 L77-1164-05 L78-0218-05	SMALL FIXED INDUCTOR(100UH,K) SMALL FIXED INDUCTOR(100UH,K) LINE FILTER CRYSTAL RESONATOR RESONATOR		ū.
CP1 R32 R78 VR1 VR2			R90-0832-05 RS14KB3A4R7J RS14KB3A150J R12-5058-05 R12-3130-05	MULTIPLE RESISTOR FL-PROOF RS 4.7 J 1W FL-PROOF RS 15 J 1W TRIMMING POT.(100K) TRIMMING POT.(33K)		S
VR2 VR2 VR3 VR4 VR5			R12-3130-05 R12-3132-05 R12-3126-05 R12-3130-05 R12-3134-05	TRIMMING POT.(33K) TRIMMING POT.(47K) TRIMMING POT.(10K) TRIMMING POT.(33K) TRIMMING POT.(10K)		F
VR6 VR7			R12-1100-05 R10-4026-05	TRIMMING POT.(2.2K) POTENTIOMETER		
\$1 -35 \$36 \$37	1F 1F		\$40-1064-05 \$40-1103-05 \$31-2131-05	PUSH SWITCH PUSH SWITCH (POWER TYPE) SLIDE SWITCH (POWER TYPE)	UMUE	J
D1 -17 D1 -17 D18 -21 D22 .23 D22 ,23			HSS104 155133 S5566B HSS104 1SS133	DIODE DIODE DIODE DIODE		
D24 ,25 D24 ,25 D26 D27 D27			HZS5.6N(B2) RD5.6ES(B2) S5566B HZS30N(B) RD30ES(B)	ZENER DIODE ZENER DIODE DIODE ZENER DIODE ZENER DIODE	Þ	
D28 D28 D29 D29 D30 -32			HZS5.6N(B2) RD5.6ES(B2) HZS5.1N(B2) RD5.1ES(B2) HZS8.2N(B2)	ZENER DIØDE ZENER DIØDE ZENER DIØDE ZENER DIØDE ZENER DIØDE ZENER DIØDE		
D30 -32 D33 -41 D33 -41 FL1 IC1	1E		RD8.2ES(B2) HSS104 1SS133 FIP10AM19 TA8101N	ZENER DIODE DIODE DIODE FLUORESCENT INDICATOR TUBE IC(SERVO)		
IC2 IC3 IC4 IC5 IC6 -8	THE PRINTED PR	The state of the s	NJM2058D TC9201BF TC9200BF LC3516BSL-15 NJM4558D	IC(OP AMP X4) IC(SERVO PROCESSOR) IC(DATA PROCESSOR) IC(2KX8 RAM) IC(OP AMP X2)		
IC9 IC10 IC11 IC12 IC13,14			TC74HC02AP PD0036 TC74HC74AP NJM4558D PCM56P-L-1	IC(QUAD 2-INPUT NOR GATE) IC(DIGITAL FILTER) IC(DUAL D-TYPE FLIP FLOP) IC(OP AMP X2) IC(DA CONVERTER)		
IC15.16 (IC18 Q1			NJM45252ACW-099 M5218P DTA124EN	IC(MICROPROCESSOR) IC(OP AMP X2) DIGITAL TRANSISTOR		

E: Scandinavia & Europe K: USA

UE : AAFES(Europe) X: Australia

P: Canada

U: PX(Far East, Hawaii) T: England M: Other Areas J: Japan made

S: Singapore made F: France made

⚠ indicates safety critical components.

PARTS LIST

Parts without Parts No. are not supplied.

* New Parts

8 1 1 K

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert.

Ref. No.	Address	New Parts	Parts No.	Description	Desti- nation	Re- mark
参照番号	位 置	新	部品番号	部品名/規格		備考
92 93 93 93 93			DTC124EN 2SC1740S(Q,R) 2SC1740S(Q,R) 2SC945(A)(Q,P) 2SC945(A)(Q,P)	DIGITAL TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		5011.501
요4 요5 요6 요7 요8	Andrew Comment of the		2SC3940A 258772(Q,P) STA341M 2SC3940A 2SA1534A	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		
09 010 011 012 ,13 014	we are when the desirable control of the control of		DTC124EN DTA124EN 2SD1944 2SA954(L,K) 2SK246(Y,GR)	DIGITAL TRANSISTOR DIGITAL TRANSISTOR TRANSISTOR TRANSISTOR FET		
Q15 Q16 Q17 ,18 Q17 ,18 Q19 -22			25A954(L,K) 25C2003(L,K) 25C17405(Q,R) 25C945(A)(Q,P) 25C2878(B)	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		
A 1	***************************************		W02-0973-05	ELECTRIC CIRCUIT MODULE		
		N		(X92-1300-04): Japan made		
1	1 A		A11-0278-03	SUB CHASSIS		
2 3 4 5 6	2B 1A 2B 2A 2A	*	D02-0086-08 D10-2227-03 D10-2249-04 D13-0722-04 D13-0723-04	TURNTABLE PLATTER SLIDER ROD GEAR GEAR		4
7 6 9 10	2A 3B 2B 2B 3A	* *	D13-0724-03 D13-0745-08 D13-0746-08 D13-0747-14 D15-0284-04	GEAR GEAR GEAR GEAR MOTOR PULLEY	- Anna anna anna agus a shaga a	
12	2A		D16-D191-04	BELT		
13 14 15	1B 1B 2B	*	E31-4183-15 E31-4845-05 E31-7113-05	WIRING HARNESS WIRING HARNESS WIRING HARNESS		
16 17 18	2B 1A 3B	* *	F07-0546-08 F19-0593-04 F31-0182-04	COVER BLIND PLATE REINFORCING HARDWARE		
19 20 21 22 23	2B 2A 2B 3B 3B	*	G01-2308-08 G02-0493-04 G02-0494-04 G02-0495-08 G01-2391-08	COMPRESSION SPRING FLAT SPRING FLAT SPRING FLAT SPRING COMPRESSION SPRING		
24	3B.	*	G01-2392-08	COMPRESSION SPRING	4 450 (50)	
THE STATE OF STREET STREET, ST	3A		J02-0386-04 J11-0130-03	FOOT CLAMPER		

E: Scandinavia & Europe K: USA UE : AAFES(Europe) X: Australia

P: Canada U: PX(Far East, Hawaii) T: England M: Other Areas J: Japan made S: Singapore made

119

F: France made

* New Parts

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Ref. No. 参照書号	Address 位 庫	New Parts 新	Parts No. 部品書号	Description 部 品 名 / 規 格		Re* mark 備考
31 32 33 34 35	3B 2A 2A 3B 2B	* * *	J42-0170-08 J90-0617-03 J90-0618-03 J90-0623-08 J90-0624-08	BUSHING GUIDE GUIDE RAIL GUIDE		
36 37	1B 18	*	J91-0393-05 J99-0053-01 J61-0081-05	PICKUP TRAY WIRE BAND	a new construction of the facility of the faci	
40 41 42 A B	2A 1A 2B 2A 3B	*	N19-0891-04 N19-1170-04 N19-1179-05 N09-1898-15 N09-2613-05	FLAT WASHER FLAT WASHER FLAT WASHER MACHINE SCREW SEMS (TAPTITE SCREW)		
C D E F H	2A 3B 2A 2A 2B	* *	N09-2627-05 N09-2628-05 N86-2606-46 N84-2004-46 N39-2025-46	MACHINE SCREW MACHINE SCREW MACHINE SCREW PAN HEAD TIPTITE SCREW PAN HEAD MACHINE SCREW	ALICE ALICE AND	
J L M N P	28 28 28 1A 3A		N39-2035-45 N84-2006-46 N87-2606-46 N89-2606-46 N89-3010-46	PAN HEAD MACHINE SCREW PAN HEAD MACHINE SCREW PAN HEAD MACHINE SCREW BINDING HEAD TAPTITE SCREW BINDING HEAD TAPTITE SCREW		continued of Accountation and confinential or
R	2B		N09-1522-05	SET SCREW (3X8)		
S1 S2	3A	*	S46-1122-05 S33-2060-05	LEAF SWITCH LEVER ROTARY SWITCH		
45 46 47 48 49	3A 3B 3B 3B 3B	* *	T42-0483-05 T42-0495-05 T42-0496-05 T42-0497-08 T50-1036-04	DC MOTOR DC MOTOR DC MOTOR MOTOR ASSY YOKE		
51	1 A		T99-0222-05	MAGNET		
	1	٨		(X92-1340-00) : Singapore made	1	l and
101 102	1C 2D		A11-0617-08 A11-0618-08	SUB CHASSIS ASSY SUB CHASSIS ASSY		10 50
106 107 108 110 111	2D 3D 3D 1C 1D	* * *	D10-2314-08 D10-2315-08 D12-0126-08 D13-0799-08 D13-0800-08	STØPPER LINK ASSY RØD CONTRØL CAM DRIVE GEAR GEAR		
112 113 114 115 116	1D 2D 2D 1D 1D	*	D13-0801-08 D13-0802-08 D13-0803-08 D14-0300-08 D16-0276-08	DNADING PULLEY GEAR (A) GEAR (B) ROLLER BELT (M)		
121 122	3C 3D	*	E40-3263-05 E40-3262-05	CONNECTOR (5P) CONNECTOR (4P)		Na
125 126 127 130	3D 1D 1D 3D	* *	F07-0554-08 F19-0595-08 F31-0187-08- F31-0188-08	COVER (GEAR) COVER (GEAR) REINFORCING HARDWARE STOPPER		

E: Scandinavia & Europe K: USA

UE : AAFES(Europe) X: Australia

4. 1 7. 3

P: Canada

U: PX(Far East, Hawaii) T: England M: Other Areas

S: Singapore made F: France made

⚠ indicates safety critical components.

PARTS LIST

* New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert,

E: Scandinavia & Europe K: USA

U: PX(Far East, Hawaii) T: England M: Other Areas UE : AAFES(Europe) X: Australia

P: Canada

J: Japan made S: Singapore made F: France made

⚠ indicates safety critical components.

8 1 8

SPECIFICATIONS

[Format]

[General]

[Audio]

	DP-3010	DP-2010	DP-1510
Frequency response:	10 Hz ~ 20 kHz ±1 dB	10 Hz ~ 20 kHz ±1 dB	10 Hz ~ 20 kHz ±1 dB
Signal-to-noise ratio:	more than 100 dB	more than 100 dB	more than 100 dB
Total harmonic distortion:	0.007% at 1 kHz	0.008% at 1 kHz	0.008% at 1 kHz
Channel separation:	more than 96 dB at 1 kHz	more than 96 dB at 1 kHz	more than 96 dB at 1 kHz
Wow flutter:	Below measurable limit	Below measurable limit	Below measurable limit
Output level/impedance			
Line output:	1.2 V/1 kΩ	1.2 V/1 kΩ	1.2 V/1 kΩ
Headphone:	31 mW/32 Ω	31 mW/32 Ω	31 mW/32 Ω

Note

KENWOOD follows a policy of continuous development. For this reason specifications may be changed without notice.

KENWOOD CORPORATION Strionogi Shibuya Bultding, 17-5, 2-chome Shibuya, Shibuya-ku, Tokyo 150, Japan

Shonog Shibuya Bulding, 175, 2-chome Shibuya, Shibuya-ku, Tokiyo 150, Ji KENWOOD U.S.A. CORPORATION 2701 East Dominguez Street, Long Beach, CA 90810; 550 Clark Drive, Mourit Crive, N. J 07828, U.S.A. KENWOOD ELECTRONICS CANADA INC. P.O. BOX 1075, 959 Gana Court, Mississauga, Ontario, Canada L47 4C2 TRIO-KENWOOD U.K. LIMITED 17 Bristol Road, The Metropolian Centre, Greenford, Midds, UBB BUP England KENWOOD ELECTRONICS BENELUX, N.V. Mechalessteenweg 418 B-1930 Zaventern, Belgium. KENWOOD ELECTRONICS DEUTSCHLAND GMBH

TRIO-KENWOOD FRANCE S.A.

TINIO*RENWOOD TRAINCE S.A.

13 Bouleard Ney, 75018 Pairs, France
KENWOOD LINEAR S.p.A.

20125. MILANO-VIA ARBE. 50, TALY
KENWOOD ELECTRONICS AUSTRALIA PTY. LTD. INCOMPORATED IN N.S.W.)

4E WOODCOOK Place. Lane Cove. N.S.W. 2008. Australia
KENWOOD & LEE ELECTRONICS, LTD.

Wang Kee Building. 4th Floor, 34-37. Connaught Road. Central. Hong Kong.